Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Enhanced MASK code method for resisting DES (data encryption standard) power consumption attack

A power consumption attack and enhanced technology, applied in the direction of encryption devices with shift registers/memory, etc., can solve the problems of Hamming distance leakage, resistance to DES power consumption attacks, etc., to reduce costs, reduce chip design area, The effect of resolving Hamming distance leaks

Active Publication Date: 2012-10-24
SHANGHAI AISINOCHIP ELECTRONICS TECH
View PDF3 Cites 26 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0014] The purpose of the present invention is to provide an enhanced MASK masking method against DES power consumption attack, which can effectively solve the problem of Hamming distance leakage between two rounds of operations in the DES cycle iteration MASK masking method in the prior art, and ensure that the two Sensitive information such as Hamming distance is no longer leaked between round operations, which can effectively prevent power analysis attacks

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Enhanced MASK code method for resisting DES (data encryption standard) power consumption attack
  • Enhanced MASK code method for resisting DES (data encryption standard) power consumption attack
  • Enhanced MASK code method for resisting DES (data encryption standard) power consumption attack

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] According to Figure 3 ~ Figure 6 , A detailed description of the preferred embodiments of the present invention.

[0043] Such as image 3 As shown, the enhanced MASK masking method for resisting DES power attacks provided by the present invention is an improvement on the basis of the existing DES loop iterative masking scheme. It also includes 16 rounds of calculation processes. The specific steps are as follows Shown:

[0044] Step 1. Start two rounds of DES calculations to be implemented by pipeline calculation, and the calculation circuit is implemented by two independent and unrelated first calculation circuits and second calculation circuits;

[0045] Step 2. The middle twelve rounds, that is, the third to fourteenth rounds of the DES operation process are realized by random positioning logic operation;

[0046] Step 3. The last two rounds of DES operations are implemented by pipeline operation, and the calculation circuit is implemented by using two other independent a...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an enhanced MASK code method for resisting DES (data encryption standard) power consumption attack, comprising the steps as follows: step 1, realizing two rounds of DES (data encryption standard) calculations with a pipeline operation mode, realizing a calculating circuit by means of a first calculating circuit and a second calculating circuit which are mutually independent and isolated; step 2, realizing the DES (data encryption standard) calculation processes from the third round to the fourteenth round by means of a random positioning logical operation mode; step 3, realizing the last two rounds of DES (data encryption standard) calculations by means of a pipeline operation mode, and realizing the calculating circuit by means of a third calculating circuit and a fourth calculating circuit which are mutually independent and isolated, wherein each round of the DES (data encryption standard) calculations in step 1 to 3 is calculated with a MASK code method. The method provided by the invention not only reduces the design area of the chip, but also completely solves the problem in the prior art in which the two adjacent rounds of the MASK code solutions have a Hamming distance leakage, and keeps the sensitive information between wheels from leakage, and simultaneously keeps the Hamming distance and other sensitive information between two adjacentwheels from leakage, and effectively resists the power consumption attack.

Description

Technical field [0001] The invention relates to an enhanced MASK masking method, in particular to an enhanced masking method against DES (Data Encryption Standard) power consumption attacks, belonging to the technical field of information security chip design, and can be widely used in high security The encryption computing equipment. Background technique [0002] With the continuous popularization of the Internet and the increasing degree of social informatization, the importance of information security has gradually emerged. As one of the most powerful weapons in information security, encryption is playing an important role. The DES encryption algorithm became an encryption standard in the 1970s and has undergone a long-term test. [0003] Any security product or cryptographic system must face a problem of how to defend against attacks and prying eyes. In recent years, a new powerful attack method has emerged, which is called a side-channel attack (SCA). Bypass attack refers t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L9/06
Inventor 周玉洁朱念好刘红明
Owner SHANGHAI AISINOCHIP ELECTRONICS TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products