Multi-clock-ring based method for avoiding clock jitter in switching process

Abstract

The invention provides a multi-clock-ring based method for avoiding clock jitter in the switching process. The method comprises the following steps: the first step, the main clocks are connected with each other to form a ring network structure in a ring-shaped way; the second step, each main clock initiates a topology discovery protocol at an interface of the ring network to discover the ring network situation and determine one of lines for being used as a backup line; the third step: all main clocks on the ring network initiates an IEEE (institute of electrical and electronic engineers) 1558 protocol at the network interface and uses a BMC (best master clock) algorithm to determine which main clock can finally be the highest main clock; then the ring network interfaces of other main clocks are changed into slave clock nodes and the other main clocks stop calibrating the self GPS (global positioning system) time to the 1588 clock, in turn, the other main clocks conduct the calibration according to the clock of the highest main clock by the 1588 protocol and simultaneously produce a warning event. The method provided by the invention can avoid the time jitter occurred in the switching process of the main clock.

Description

technical field [0001] The invention relates to the technical field of synchronous time synchronization, and more specifically, relates to a method for preventing clock switching jitter by using multiple clock loops. Background technique [0002] The IEEE 1588 Precision Clock Synchronization Protocol enables precise synchronization of clocks in measurement and control systems used to implement network communications, local computing and distributed objects. The communication between clocks is carried out through a communication network, and the protocol establishes a master-slave relationship between clocks in the system. All clocks ultimately derive their own time from the master clock's time. Among them, IEEE 1588 has three types of equipment, namely: ordinary clock, boundary clock and transparent clock. Ordinary clocks can be divided into master clocks and slave clocks according to their roles, and only contain one Precision Time Protocol (PTP) port; the boundary clock ...

AI Technical Summary

Problems solved by technology

[0005] This method has such a problem that the two clocks are respectively connected to different GPS signals of the Global Positioning System. Since the GPS signals A and B of the Global Positioning System cannot be completely synchronized, the master clocks A and B It is inconsistent. Once A fails and B starts to work, the time of the entire network needs to jump from A to B. There will be time jitter during the jump, and the jump needs a convergence time. During this time, it will Affect the correct time synchronization of network equipment, resulting in accidents, which will undoubtedly affect the stability of the entire synchronization system

Images