Divider and realization method thereof

Abstract

The invention discloses a divider and a realization method thereof. The divider comprises a dividend register, a divisor register, an intermediate result register, a data pre-processing unit, a comparator, a three-path parallel adder array, a determining unit and a selecting unit; the three-path parallel adder array is used for carrying out iterative operation of respectively adding or subtracting a two-digit dividend which is shifted into the intermediate result register and a one-time divisor, a two-time divisor and a three-time divisor in the data pre-processing unit, so as to respectively generate three two-digit quotients and three remainders; and the selecting unit is used for determining the two-digit quotients in an operation cycle and some corresponding remainders when judging the symbols of the three remainders being consistent with the symbol of the dividend, and shifting some corresponding remainders which are calculated from the lowest two digits of the two-digit quotient dividend register leftwards for two digits into the intermediate result register. The invention is suitable to be realized in a microprocessor or an ASIC (application specific integrated circuit), and has stronger universality; and because the number of used devices is smaller, the operation efficiency is high.

Description

technical field [0001] The invention relates to a digital signal processing circuit, in particular to a divider capable of rapidly processing any 32-bit signed or unsigned integer division operation realized by a microprocessor or an ASIC and its realization method. Background technique [0002] Among the various operations of digital processing, division is the most complex algorithm implementation and the largest hardware overhead operation, but it is also the part with the most mining potential for high-performance computing. [0003] In digital signal processing, division operations are often involved, such as the calculation of the normalized minimum mean square error. However, there is no chip that realizes the division function in the existing chips, and there is no synthesizable division statement in the high-level hardware description language, such as the design software package provided by Synopsy (SYNOPSY). [0004] The traditional division algorithm only produc...

AI Technical Summary

Problems solved by technology

[0008] In view of the above problems, the present invention proposes a divider implemented in a microprocessor or an ASIC and an implementation method thereof to solve the problem that the divider in the prior art is difficult to transplant, complicated to implement, large in hardware resource occupation, and long in operation time. Shortcomings

Images