Link layer controller of IEEE1394 bus
A technology of link layer and controller, which is applied in the direction of bus network, data exchange through path configuration, electrical components, etc. It can solve the problems that aerospace-grade devices are not easy to obtain, and achieve good versatility and high performance.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0040] The present invention will be described in detail below with reference to the accompanying drawings.
[0041] like figure 1 As shown, the present invention is composed of five basic modules: host interface, high-speed data interface, data buffer and routing, link layer core module and configuration register.
[0042] The host interface part provides a common 16-bit CPU interface, through which the timing cooperation with different CPUs can be realized. The host interface module is internally connected with the configuration register, data buffer and routing control module through a 16-bit bidirectional data bus and some control lines. The external CPU can use this interface to read and write the internal configuration registers of the link layer controller, and perform access operations on the data buffer: write data packets to be sent or read received data packets. The timing of the host interface is completed under the control of the clock signal provided by the ext...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com