Adhesive film for stacking semiconductor chip

Abstract

The invention concerns an adhesive film for stacking chips which enables chips to be stacked in layers without using a separate spacer usually provided to keep a given distance between wires of an upper chip and a lower chip to have the same area. The adhesive film of the invention has an intermediate adhesive layer of thermoplastic phenoxy resin on both side of which a thermosetting adhesive layer of epoxy resin is placed, respectively, to make a three-layer structure, the thermoplastic phenoxy resin comprising UV curable small molecule compounds. The adhesive film of the invention is a multi-layered adhesive film produced by a method of comprising the steps of achieving compatibility on an interface between the thermosetting epoxy resin and thermoplastic phenoxy resin and then directly forming a phenoxy film of a high elastic modulus through UV curing in an adhesive film. With such a configuration, the adhesive film for stacking semiconductor chips according to the invention enables the semiconductor silicone chips to be stacked in 3 or more layers without using a separate spacer between chips in order to keep a wire distance between upper and lower chips in stacking the chips. With the configuration, it is advantageous that reliability of semiconductors is not lowered because adhesiveness is kept despite of a repeated process of stacking chips subject to high temperature.

Description

technical field [0001] The present invention relates to an adhesive film for stacking semiconductor chips, and more particularly, to an adhesive film for stacking semiconductor chips that allows at least 3 layers of chips having the same area to be stacked, Without using any separate spacer, which is sandwiched between the upper and lower chips to maintain the line-to-line distance between the upper and lower chips in stacked semiconductor silicon chips, and the adhesive film undergoes repeated stacking at high temperatures Adhesion can be preserved during the process to thereby ensure the reliability of the semiconductor. Background technique [0002] In general, in order to increase the integration of semiconductors, a method of stacking several layers of silicon chips by effectively using spacers in semiconductor packages is widely used. In order to effectively use this stacking method, a wafer backside lamination structure (WBL) is used in which an adhesive film is firs...

AI Technical Summary

Problems solved by technology

If the stacking area in the upper chip layer and the lower chip layer is made different, for example, the area of ​​the wires in the upper chip layer used to stack the chips is smaller than the area of ​​the lower chip layer, then the aforementioned problem is solved, however, the stacked chips are constructed as a pyramid , making it impossible to achieve the same integration, and such a stacking scheme can only be used for up to two layers

Therefore, a stack of at least three layers with the same area cannot be basically realized

[0008] Therefore, it is impossible to stack 3 or more layers of chips with the existing technology using both spacers and adhesive films

Images