Router power consumption model based on network on chip

Abstract

The invention discloses a router power model on the basis of a network-on-chip, which simplifies router operations into four power dissipation links namely write-cache, read-cache, a bestride switch and a bestride link according to the power dissipation specific weight and attributes dynamic power dissipation to bit flipping activities which are triggered when a present data film arrives, and numbers the power dissipation by the bit flipping activities to obtain the router power model. Considering that the implementation complexity which is required by the network-on-chip requirements to the power model is as low as possible, the invention can adopt the statistical average in stead of the instantaneous sampled value to obtain a power dissipation simplified model. Hardware implementation methods of two power dissipation models are given out aiming at a five-channel rooter structure, the simplified model is introduced to a self-adaptive routing algorithm, which realizes the power dissipation distribution optimization of the network-on-chip. The router power model which is proposed by the invention has low algorithm complexity and simple realization, is suitable for network-on-chip, and can be used in research and application in the aspects of power dissipation performance statistics, the power dissipation distribution optimization, thermal protection and the like.

Description

technical field [0001] The invention relates to a router power consumption model applied to an on-chip network, in particular to a low-complexity router power consumption model based on an on-chip network. Background technique [0002] Network-on-chip (NoC) provides a new paradigm for future complex System on a chip (SoC), and has recently received increasing attention. When the scale of NoC's on-chip integration becomes larger and larger, the power consumption of the network becomes one of the key design issues, such as power distribution optimization and thermal protection. [0003] Network-on-chip router power consumption model The main task of the power consumption model is to count the power consumption status of the router in real time, so as to support power management functions such as power consumption performance statistics, power consumption distribution optimization, and thermal protection of the network-on-chip network. The trade-off factors of the power consum...

AI Technical Summary

Problems solved by technology

Since a large number of routers exist in the NoC, in order to make the introduction of the power management mechanism not significantly increase the cost of the NoC and reduce the network performance, the power consumption model of the router must have a small computational complexity and implementation cost

Images