Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor package stack with through-via connection

A through-hole, semiconductor technology, applied in the direction of semiconductor devices, semiconductor/solid-state device components, electric solid-state devices, etc., can solve the problems that it is not easy to reduce the overall size and packaging area, require space, limit miniaturization, etc.

Inactive Publication Date: 2007-10-03
SK HYNIX INC
View PDF0 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] However, according to this conventional package stack, at least two PCBs 22, 24 and connection walls 26 are required between the package stacks for electrical connection, thus increasing manufacturing cost and defect rate
[0009] In addition, the basic structure of traditional package stacks is to stack two packages together, thus limiting its miniaturization
[0010] Moreover, the connection walls such as 26 connecting the PCBs 22, 24 also require space, so it is not easy to reduce the overall size and packaging area.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor package stack with through-via connection
  • Semiconductor package stack with through-via connection
  • Semiconductor package stack with through-via connection

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] Next, preferred embodiments of the present invention will be described with reference to the relevant drawings. In the following descriptions and drawings, the same reference numerals will be used to designate the same or similar components, and repeated descriptions of the same or similar components will be omitted.

[0027] According to an embodiment of the present invention, when FBGA packages are stacked together, plated through holes are formed on the side of each package, and conductive leads are disposed in each plated through hole for electrical connection between the package stacks.

[0028] Because the present invention does not need to add extra space when performing package stacking. Therefore, the overall size and thickness of the package stack can be reduced to meet the volume requirement of the current semiconductor technology. In addition, compared with the conventional technology, the present invention does not use either the substrate or the connectio...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A package stack includes at least two packages stacked on each other. Each package has a substrate, a circuit pattern positioned on the substrate, a semiconductor chip attached to the substrate, and a number of through-vias formed on a lateral surface. A number of electrical connection members are attached to the through-vias so as to electrically connect the packages to each other. The through-vias are vertically positioned on the lateral or side surface of the packages. And a solder ball is attached to the lower surface of the substrate of the lowest package.

Description

technical field [0001] The present invention relates to semiconductor packages, and in particular to semiconductor package stacks connected using through-holes. Background technique [0002] Due to the rapid progress of semiconductor integrated circuit packaging technology, packaging technology with smaller volume and higher reliability is also required. With the rapid advancement of chip-scale packaging technology, the size of some semiconductor packages has shrunk to about the size of a general semiconductor chip. Improving semiconductor packaging process efficiency is therefore as important as ensuring post-package mechanical and electrical reliability. [0003] With the requirement of miniaturization and high performance, someone proposed the concept of stacking technology. The term "stacking" generally refers to vertically overlapping at least two semiconductor chips or packages. For example, two 256MDRAMs are stacked to form a 512M DRAM. Stacked packages can provid...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L23/488H01L25/065H01L25/00
CPCH01L25/105H01L2924/15331H01L2224/32225H01L2924/01078H01L25/0657H01L2924/01057H01L2224/48091H01L2224/48225H01L23/49805H01L2924/15311H01L2224/73265H01L2225/06551H01L2224/48227H01L2225/1023H01L2225/1064H01L2924/00014H01L2924/00H01L23/12
Inventor 郑永熙李讃瑄
Owner SK HYNIX INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products