Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for reducing analog-digital converter capacitance mismatch error based on capacitance match

An analog-to-digital converter and capacitance mismatch technology, which is applied in the direction of analog-to-digital converter, analog/digital conversion calibration/test, etc., can solve the problem of increasing the complexity of self-calibration circuits, difficulty in handling capacitance mismatch errors, and affecting circuit continuity. and other problems to achieve the effect of increasing power consumption, improving design simplicity, and reducing working speed

Inactive Publication Date: 2008-10-22
TSINGHUA UNIV
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0017] Compared with the other two errors, the processing of capacitance mismatch error is more difficult, and the existing calibration methods also have their own shortcomings
For example, for the error self-calibration technology, its disadvantage is that it usually needs to add complex capacitance error measurement and calibration circuits, and, in order to resist the influence of changes in the working environment, periodic repeated measurement and calibration are required, which will affect the normal operation of the circuit. continuity, or further increase the complexity of the self-calibration circuit; as another example, for the capacitance error averaging technique, its disadvantage is that it requires 2 sampling and amplification operations for each conversion, so the conversion speed is slower than that of 2-phase operation Typical stage circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for reducing analog-digital converter capacitance mismatch error based on capacitance match
  • Method for reducing analog-digital converter capacitance mismatch error based on capacitance match
  • Method for reducing analog-digital converter capacitance mismatch error based on capacitance match

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] The method for reducing the capacitance mismatch error of the analog-to-digital converter based on capacitance pairing proposed by the present invention includes: defining among the 4 working capacitors of the intermediate circuit of the analog-to-digital converter, the capacitance of the two top plates connected to the positive input terminal of the operational amplifier is C 1 and C 2 , the two top plates are commonly connected to the negative input of the op amp with a capacitance of C 3 and C 4 , where C 1 and C 3 For the first pair of differential working capacitors, C 2 and C 4 It is the second pair of differential working capacitors, and these two pairs of differential working capacitors are respectively the differential sampling capacitors or differential feedback capacitors of the stage circuit; comparing the sizes of the above four working capacitors, if (C 1 +C 3 )-(C 2 +C 4 ) is greater than (C 1 +C 4 )-(C 2 +C 3 ), then let C 1 and C 4 paired ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a reducing analogue digital converter capacitance dismatch error method in the integrated circuit design technique domain, which is characterized by the following: four work capacitances of analogue-digital converter are defined; the two capacitances which two roofs connects to input amplifier positive carry-in terminal are C1and C2; the capacitances which two roofs connects to input amplifier negative carry-in terminal are C3 and C4; C1 and C3 are the first pair of difference displacement volume; C2 and C4 are the second pair of difference displacement volume; the two pairs of difference displacement volumes are the difference sampling capacitance or difference feedback capacitance of grade circuit; comparing four work capacitances forms two pairs of new difference work capacitances; one pair of difference work capacitance with the smaller capacitance value is used for grade circuit difference feedback capacitance. The invention doesn't improve the circuit power consumption and doesn't reduce the load speed.

Description

technical field [0001] The invention relates to a method for reducing the capacitance mismatch error of an analog-to-digital converter based on capacitance pairing, in particular to a method for reducing the capacitance mismatch error by selecting and pairing capacitors, thereby improving the accuracy of the analog-to-digital converter. Integrated circuit design technology field. Background technique [0002] In the pipelined and circular analog-to-digital converter (hereinafter referred to as ADC) based on switched capacitor technology, the switched capacitor stage circuit is a basic component unit, and its signal processing performance determines the performance of the entire ADC. A typical switched capacitor stage circuit generally works in two phases, that is, the sampling phase and the amplifying phase. figure 1 The working principle of a typical 1.5-bit level circuit is given, where, figure 1 (a) The circuit connection of the stage circuit in the sampling phase is gi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03M1/12H03M1/10
Inventor 李福乐王志华
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products