Structure for encapsulating semiconductor
A packaging structure and semiconductor technology, which is applied in semiconductor devices, semiconductor/solid-state device parts, electric solid-state devices, etc., can solve problems affecting accuracy, negative impact on packaging pass rate, structural deformation and distortion, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0043] Please refer to Figure 2A to Figure 2B , Where the gap is W (the middle of the substrate 10) and the thickness is H, that is, H is proportional to W, when Figure 2A The thinner the thickness of the plate, the smaller the interval, that is Figure 2A The thickness of each layer is 1 / 2, such as Figure 2B The stacked structure, Figure 2B The thin layer spacing can be very small to achieve the purpose of narrowing the spacing and strengthening the board. Therefore, according to the aforementioned relationship of H to W, the structure of the stack layer is not necessarily 1 / 2, which can be adjusted according to actual needs.
[0044] Please refer to Figure 3A to Figure 3B , Figure 4 , Figure 5A Figure 5E is an embodiment of the present invention, where Figure 3A and Figure 3B It is a single-sided stacked type, Figure 4 For double-sided stacking, Figure 5A To FIG. 5E is an embodiment with an outer frame device 17 (the outer frame device 17 in FIG. 5D and FIG. 5E may be ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com