Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method of forming a finfet structure

a technology of non-planar transistors and fin structures, which is applied in the direction of basic electric elements, electrical apparatus, and semiconductor devices, can solve the problems of poor cd uniformity of the fin structure of the fin structure of the fin structure of the fin-fet, and the current planar fets no longer meet the requirements of the products, so as to improve the quality of the device

Active Publication Date: 2014-10-16
MARLIN SEMICON LTD
View PDF0 Cites 15 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention provides a method that can make the CD (cross-sectional dimension) of fin structures uniform and enhance the quality of devices.

Problems solved by technology

However, with the increasing miniaturization of electronic products, current planar FETs no longer meet the requirements of the products.
However, some issues, such as poor CD uniformity of the fin structures of Fin-FETs, are still problems that should be overcome.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of forming a finfet structure
  • Method of forming a finfet structure
  • Method of forming a finfet structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014]To provide a better understanding of the present invention, preferred embodiments will be made in detail. The preferred embodiments of the present invention are illustrated in the accompanying drawings with numbered elements.

[0015]Please refer to FIG. 1 to FIG. 8, which are schematic diagrams of the fabrication method of a non-planar FET according to the first embodiment in the present invention. As shown in FIG. 1, a substrate 300 is provided. In one embodiment, the substrate 300 can be a silicon substrate, an epitaxial silicon substrate, a silicon germanium substrate or a silicon carbide substrate, but is not limited thereto. A first region 400, a second region 402 and a third region 404 are defined on the substrate 300. The second region 402 is disposed between the first region 400 and the third region 404 so that the second region 402 encompasses the first region 400, and the third region 404 encompasses both the first region 400 and the second region 402. A patterned mask...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method of forming a fin structure is provided. First, a substrate is provided, wherein a first region, a second region encompassing the first region, and a third region encompassing the second region are defined on the substrate. Then, a plurality of first trenches having a first depth are formed in the first region and the second region, wherein each two first trenches defines a first fin structure. The first fin structure in the second region is removed. Lastly, the first trenches are deepened to form a plurality of second trenches having a second depth, wherein each two second trenches define a second fin structure. The present invention further provides a structure of a non-planar transistor.

Description

BACKGROUND OF THE INVENTION[0001]1. Field of the Invention[0002]The present invention is related to a method of forming a fin structure of a non-planar transistor, and more particularly, to a method of forming at least a fin structure having nearly identical critical dimension (CD).[0003]2. Description of the Prior Art[0004]In recent years, as various kinds of consumer electronic products are being constantly modified towards increased miniaturization, the size of semiconductor components are modified to be reduced accordingly, in order to meet high integration, high performance, low power consumption, and the demands of products.[0005]However, with the increasing miniaturization of electronic products, current planar FETs no longer meet the requirements of the products. Thus, non-planar FETs such as Fin-shaped FETs (Fin-FET) have been developed, which includes a three-dimensional channel structure. The manufacturing processes of Fin-FET devices can be integrated into traditional lo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L21/762H01L29/78
CPCH01L29/785H01L21/76224H01L29/66795H01L21/823431H01L29/7851H01L27/0886H01L29/7853H01L29/0649
Inventor KUO, LUNG-ENSU, PO-WENWENG, CHEN-YICHEN, HSUAN-HSU
Owner MARLIN SEMICON LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com