Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method of forming a non-continuous conductive layer for laminated substrates

a technology of laminated substrates and non-continuous conductive layers, which is applied in the direction of printed circuit manufacturing, printed circuit stress/warp reduction, printed circuit aspects, etc., can solve the problems of continuous length of conductive materials, expansion and contraction of substrates, damage to equipment or render circuit boards useless, etc., to achieve the effect of eliminating continuous lengths of conductive materials

Inactive Publication Date: 2007-06-14
TANDY PATRICK W
View PDF20 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

"The patent describes a method for making a circuit board with a non-continuous conductive layer. This is done by laminating a conductive layer onto an insulating layer and then patterning the conductive layer to remove continuous lengths of material. The patterned conductive layer acts as a pattern for a circuit. The method also includes making a pattern on the conductive layer and then removing the conductive material from the rails to remove continuous lengths of material from the circuit board. The technical effect of this patent is to provide a more efficient and reliable method for making circuit boards with non-continuous conductive layers."

Problems solved by technology

Minor defects or deformations in these substrates or circuit boards can have a significant impact on further processing of the circuit board which includes attaching components, such as integrated circuits, to the circuit board.
Processing requires strict tolerances and even minor deformations can damage equipment or render a circuit board useless.
For example, even a 1 / 16″-⅛″ bow in a substrate for a dual in line memory module (DIMM) can cause problems in processing the module.
Circuit boards encounter thermal cycling during processing which causes the expansion and contraction of the substrate.
This can result in circuit boards that are warped or deformed.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of forming a non-continuous conductive layer for laminated substrates
  • Method of forming a non-continuous conductive layer for laminated substrates
  • Method of forming a non-continuous conductive layer for laminated substrates

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] The term “patterning” refers to one or more steps that result in the removal of selected portions of layers. The patterning process is also known by the names photomasking, masking, photolithography and microlithography. The term “circuit board” refers to a flat piece of insulating material, such as epoxy or phenolic resin, on which electrical components are mounted and interconnected.

[0027] As stated earlier, FIG. 2 is an example of a standard circuit board 200 used for memory devices such as dual in line memory modules (DIMMs). The circuit board includes a first rail 201, a second rail 202, a number of sites 203 and a patterned area 204. A rail is an area along the edge of a circuit board. The rails 201 and 202 do not generally contain conductive paths, bonding pads or the like. Thus, the rails 201 and 202 do not get etched and conductive material is not removed from the rails 201 and 202. The rails 201 and 202 include a large amount of conductive material such as copper. ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
widthaaaaaaaaaa
lengthaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

A method of fabricating a circuit board is provided that includes forming a first layer of conductive material over an insulating layer, removing portions of the conductive material to define a first circuit pattern and a first rail area that is electrically isolated from the first circuit pattern, and removing portions of the conductive material from the first rail area. Optionally, the first rail area is positioned generally adjacent to a first edge of the circuit board and spans at least a portion of the length of the first edge. Optionally, portions of the conductive material of the first layer are removed to define a second rail area that is electrically isolated from the first circuit pattern and the first rail area, and portions of the conductive material of the first layer are also removed from the second rail area.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS [0001] This is a divisional application of application Ser. No. 10 / 804,952, filed Mar. 19, 2004 and entitled “METHOD OF FORMING A NON-CONTINUOUS CONDUCTIVE LAYER FOR LAMINATED SUBSTRATES”, which is a divisional application of application Ser. No. 09 / 968,564, filed Oct. 1, 2001 and entitled “METHOD OF FORMING A NON-CONTINUOUS CONDUCTIVE LAYER FOR LAMINATED SUBSTRATES”, now U.S. Pat. No. 6,729,024, which is a divisional application of application Ser. No. 09 / 634,064, filed Aug. 8, 2000 and entitled “NON-CONTINUOUS CONDUCTIVE LAYER FOR LAMINATED SUBSTRATES”, now U.S. Pat. No. 6,429,385. This application is also related to application Ser. No. 10 / 210,219, filed Aug. 1, 2002 and entitled “NON-CONTINUOUS CONDUCTIVE LAYER FOR LAMINATED SUBSTRATES”, now U.S. Pat. No. 6,727,437, which is a continuation application of application Ser. No. 09 / 634,064, now U.S. Pat. No. 6,429,385.FIELD OF THE INVENTION [0002] The present invention relates to the field of ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01R12/00H05K1/00H05K1/02H05K1/03H05K3/00H05K3/06
CPCH05K1/0271H05K1/0366H05K1/0393H05K3/0052H05K3/0097Y10T29/49128H05K2201/09781H05K2203/1545Y10T29/49156Y10T29/49155Y10T29/49126H05K3/06
Inventor TANDY, PATRICK W.
Owner TANDY PATRICK W
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products