Semiconductor device and manufacturing method thereof
A manufacturing method and semiconductor technology, applied in semiconductor devices, electric solid state devices, instruments, etc., can solve the problems of complex manufacturing process and increased cost, and achieve the effects of simple forming process, high cleanliness, and improved cleanliness.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0039] figure 1 A top view of a semiconductor device provided by an embodiment of the present invention, figure 2 for figure 1 The cross-sectional structure diagram of a semiconductor device along A-A, please refer to figure 1 and figure 2 , the semiconductor device includes:
[0040] Substrate 1, the substrate includes functional regions;
[0041] The barrier layer 2 disposed on the substrate 1, the barrier layer 2 and the substrate 1 enclose a first cavity 3 and a second cavity 4, the first cavity 3 exposes at least part of the functional area, and the second cavity 4 is located in the first cavity 3. A periphery of the cavity 3, the barrier layer 2 is provided with a release channel 5 connecting the first cavity 3 and the second cavity 4;
[0042] The barrier layer 2 is provided with a release hole 6 , the release hole 6 is located within the range of the second cavity 4 , and the release hole 6 communicates with the second cavity 4 .
[0043]The barrier layer 2 inc...
Embodiment 2
[0056] An embodiment of the present invention provides a method for fabricating a semiconductor device, and the method for fabricating a semiconductor device includes:
[0057] S01: Provide a substrate, and the substrate includes a functional area;
[0058] S02: forming a release layer on the substrate;
[0059] S03: Form a groove, the groove runs through part of the release layer or extends to a part of the depth of the release layer, and the groove surrounds the periphery of the functional area, so that the release layer in the groove and the release layer in the periphery of the groove are at least partially connected;
[0060] S04: forming a barrier layer, the barrier layer fills the trench and covers the outer surface of the release layer;
[0061] S05: A release hole is formed on the barrier layer at the periphery of the trench, and the release hole exposes part of the release layer;
[0062] S06: A first cavity is formed around the barrier layer in the trench, a seco...
PUM
Property | Measurement | Unit |
---|---|---|
thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com