Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A One-Dimensional dct/idct Transformer Using Bit-Vector Transform, Accumulate and Shift

A vector transform and bit vector technology, applied in the field of one-dimensional DCT/IDCT converter, discrete cosine transform/inverse discrete cosine transform, can solve the problems of low resource utilization efficiency, unusability, different symmetry of basis vectors, etc. Effects of timing design, logic cell saving, register saving

Active Publication Date: 2022-07-26
HENAN INST OF ENG
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, although this scheme supports the multiplexing of smaller-sized transform blocks, it can only transform blocks of one size. When transforming small-sized blocks, the resource utilization efficiency is low.
[0006] Another main solution to reduce the number of multiplication operations is to use the even-based vector of DCT to be symmetric, and the odd-based vector to be anti-symmetrical, and use the butterfly operation to reduce the amount of arithmetic operations, especially the amount of multiplication operations, but this method cannot for IDCT transform
[0007] The existing DCT or IDCT transformation of integer approximation can be regarded as using the transformation matrix to process the input data vector, that is, in the implementation of FPGA and ASIC, the integer multiplier of the transformation matrix is ​​realized by combining shift and addition, because the transformation and The base vectors of the inverse transformation matrix have different symmetry, and only some parts of the DCT and IDCT transformations can be shared.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A One-Dimensional dct/idct Transformer Using Bit-Vector Transform, Accumulate and Shift
  • A One-Dimensional dct/idct Transformer Using Bit-Vector Transform, Accumulate and Shift
  • A One-Dimensional dct/idct Transformer Using Bit-Vector Transform, Accumulate and Shift

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only a part of the embodiments of the present invention, but not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative efforts shall fall within the protection scope of the present invention.

[0032] like figure 1 As shown in the figure, a one-dimensional DCT / IDCT converter that transforms, accumulates and shifts a bit vector includes a counting and state controller 10, a bit vector generator 11, a bit vector converter 12, and a transformation result assembler 13; counting and state control The device 10 is respectively connected with the bit vector generator 11, the bit vector converter 12 and the transformation result ass...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention proposes a one-dimensional DCT / IDCT converter that transforms, accumulates and shifts a bit vector to solve the problem that the DCT / IDCT converter in the existing HEVC standard uses a large number of dedicated multipliers to occupy too many logic unit resources. The invention includes a counting and state controller, a bit vector generator, a bit vector converter and a transformation result assembler; the counting and state controller is respectively connected with the bit vector generator, the bit vector converter and the transformation result assembler; The bit vector generator is connected to a bit vector transformer, and the bit vector transformer is connected to a transformation result assembler. The invention adopts the combination of accumulation and shift to realize the multiplier of input data, which can save a large number of logic units of FPGA or ASIC; because the number of clock cycles of accumulation processing is fixed, it only depends on the two's complement number of input data, and it is easy to carry out Timing design, and can realize DCT transform and IDCT transform in a unified structure.

Description

technical field [0001] The invention relates to the technical field of digital video compression encoding and decoding, and in particular to a one-dimensional DCT / IDCT converter with bit vector transformation, accumulation and shift, which is used for integer approximation implemented by FPGA or ASIC in the High Efficiency Digital Video Coding Standard (HEVC). The discrete cosine transform / inverse discrete cosine transform (DCT / IDCT). Background technique [0002] The High Efficiency Video Coding Standard (HEVC) adopts a block-based hybrid video compression coding framework, and the core transform matrix sizes of the two-dimensional approximation DCT transform specified by it are 4 × 4, 8 × 8, 16 × 16 and 32 × 32. Similarly, The core transform matrix sizes of the two-dimensional approximation IDCT transform are 4×4, 8×8, 16×16 and 32×32. The two-dimensional transformation is separable, that is, it can be realized by performing independent one-dimensional N-point row transfo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04N19/625H04N19/122
CPCH04N19/625H04N19/122
Inventor 陈朝阳
Owner HENAN INST OF ENG
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products