Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Device and method for realizing fpga of fblms algorithm based on block floating point

A block floating point and algorithm technology, applied in computing, instrumentation, electrical and digital data processing, etc., can solve the problems of difficult implementation of complex algorithms and consuming hardware resources, and achieve the goal of increasing data bandwidth, saving hardware resources, and improving data accuracy. Effect

Active Publication Date: 2022-07-29
INST OF AUTOMATION CHINESE ACAD OF SCI +1
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Based on the above advantages, FPGA has been widely used in the hardware implementation of various signal processing algorithms. However, FPGA has shortcomings in processing high-precision floating-point operations, which will consume a lot of hardware resources, and even make complex algorithms difficult to implement.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Device and method for realizing fpga of fblms algorithm based on block floating point
  • Device and method for realizing fpga of fblms algorithm based on block floating point
  • Device and method for realizing fpga of fblms algorithm based on block floating point

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0080] The present application will be further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are only used to explain the related invention, but not to limit the invention. In addition, it should be noted that, for the convenience of description, only the parts related to the related invention are shown in the drawings.

[0081] It should be noted that the embodiments in the present application and the features of the embodiments may be combined with each other in the case of no conflict. The present application will be described in detail below with reference to the accompanying drawings and in conjunction with the embodiments.

[0082] An FPGA implementation device of the block floating point-based FBLMS algorithm of the present invention includes an input buffer conversion module, a filter module, an error calculation and output buffer module, a weight adjustment...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of real-time adaptive signal processing, and in particular relates to an FPGA implementation device and method for an FBLMS algorithm based on block floating point, aiming at solving the conflict between performance, speed and resources when the existing FPGA device implements the FBLMS algorithm The problem. The invention includes: the input buffer transform module reorganizes the reference signal block buffer, converts it to block floating point and then FFT transforms; the filter module filters in the frequency domain and dynamically truncates the bit; the error calculation and output buffer module buffers the target signal in blocks, in the After converting to block floating point, it is subtracted from the filtering output and converted to fixed-point system to obtain the final cancellation result; the weight adjustment calculation module and the weight update storage module obtain the adjustment amount of the weight value, and update the weight value by block. Aiming at the recursive structure of the FBLMS algorithm, the invention adopts the block floating point data format and the dynamic truncation method to ensure that the data has a large dynamic range and high precision, and solves the conflict between performance, speed and resources, and the modular design also Improved reusability and scalability.

Description

technical field [0001] The invention belongs to the technical field of real-time adaptive signal processing, and in particular relates to an FPGA implementation device and method of FBLMS algorithm based on block floating point. Background technique [0002] The theoretical research and hardware implementation of adaptive filtering algorithm has always been one of the research hotspots in the field of signal processing. When the statistical characteristics of the input signal and noise are unknown or changed, the adaptive filter can automatically adjust its parameters under the premise of satisfying certain criteria, and always achieve optimal filtering. Adaptive filters have been widely used in many fields such as signal detection, digital communication, radar, engineering geophysical exploration, satellite navigation and industrial control. From the point of view of system design, computational complexity, structure and robustness are the three most important criteria for...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F7/57
CPCG06F7/57G06F7/4876G06F30/34G06F17/142
Inventor 赵良田蒿杰宋亚芳舒琳马赛范秋香冯卉
Owner INST OF AUTOMATION CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products