Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Array substrate and preparation method thereof, and display panel

A technology for array substrates and substrate substrates, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems such as IGZO breakage, affecting product yield, and cracks, so as to avoid breakage and improve product preparation yield Effect

Pending Publication Date: 2019-12-31
BOE TECH GRP CO LTD +1
View PDF16 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, due to the need to use BOE etching solution in the BOE process, even if the IGZO active layer in the via area is covered by the metal layer, due to the poor coverage of the metal layer, the BOE etching solution will still seep into the IGZO active layer, resulting in IGZO Crack, leading to failure of TFT devices
[0004] To sum up, in the prior art LTPO preparation process, the oxide active layer is easily affected by the BOE etchant and cracks appear, which leads to the failure of TFT devices and greatly affects the product yield.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Array substrate and preparation method thereof, and display panel
  • Array substrate and preparation method thereof, and display panel
  • Array substrate and preparation method thereof, and display panel

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The embodiment of the present application provides a method for preparing an array substrate, such as figure 1 As shown, the method includes:

[0042] S101, forming a first active layer and a first gate layer of a low-temperature polycrystalline thin film transistor on a base substrate, and forming a second active layer and a second gate layer of an oxide thin film transistor;

[0043] S102, forming a first via hole and a second via hole exposing the first active layer, and performing buffer oxide etching on the first active layer in the first via hole and the second via hole etching process;

[0044] S103. Form the first source-drain electrode layer of the low-temperature polysilicon thin film transistor, wherein the first source-drain electrode layer includes: a first source contacting the first active layer through the first via hole layer, and a first drain layer in contact with the first active layer through the second via hole;

[0045] S104, forming a third vi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an array substrate and a preparation method thereof, and a display panel and is used for avoiding breakage of an oxide active layer and improving the product yield. The preparation method of the array substrate comprises steps of forming a first active layer and a first gate layer on the substrate, forming a second active layer and a second gate layer, forming a first through hole and a second through hole for exposing the first active layer, performing the buffer oxide etching process on the first active layer, forming a first source-drain electrode layer comprising afirst source electrode layer which is in contact with the first active layer through the first through hole and a first drain electrode layer which is in contact with the first active layer through the second through hole, forming a third through hole and a fourth through hole for exposing the second active layer, and forming a second source-drain electrode layer comprising a second source electrode layer in contact with the second active layer through a third through hole and a second drain electrode layer in contact with the second active layer through a fourth through hole, and electricallyconnected the second source electrode layer or the second drain electrode layer with the first source-drain electrode layer.

Description

technical field [0001] The present application relates to the field of display technology, in particular to an array substrate, a manufacturing method thereof, and a display panel. Background technique [0002] Low Temperature Polycrystalline Oxide (LTPO) Thin Film Transistor (TFT) technology combines the advantages of low temperature polysilicon (Low Temperature Poly-silicon, LTPS) high electron mobility and stability, and oxide (Oxide) has the advantages of good TFT uniformity and less leakage. It is considered to be a new technology that can reduce the power consumption of mobile devices. With the same power consumption, LTPO display products can achieve larger images, which is more suitable for large-scale full-screen displays. the trend of. [0003] The preparation process of LTPO in the prior art is: firstly perform etching to expose holes in the Indium Gallium Zinc Oxide (IGZO) active layer, then form a metal layer as the source and drain layer of the Oxide TFT, and ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/77H01L27/12
CPCH01L27/127H01L27/1229H01L27/1225H01L27/1222H01L27/1251
Inventor 丁小琪黄鹏崔国意高涛贾立李泽亮刘珂
Owner BOE TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products