Push-push injection-locking-type frequency multiplier circuit

Abstract

The invention discloses a push-push injection-locking-type frequency multiplier circuit. The circuit includes a first NMOS transistor, a second NMOS transistor, a third NMOS transistor, a fourth NMOStransistor and an LC circuit or a transformer. The drain of the first NMOS transistor is connected with the drain of the second NMOS transistor. The source of the first NMOS transistor is connected with the source of the second NMOS transistor, and the common source end is grounded. The gate of the first NMOS transistor and the gate of the second NMOS transistor are connected with a pair of differential input signals. A cross-coupled pair transistor is formed by the third NMOS transistor and the fourth NMOS transistor. The gate of the third NMOS transistor is connected with the drain of the fourth NMOS transistor. The gate of the fourth NMOS transistor is connected with the drain of the third NMOS transistor. The source of the third NMOS transistor is connected with the source of the fourth NMOS transistor. The push-push injection-locking-type frequency multiplier circuit realized in the invention has large output power, and a requirement on input power is also not high, that is, the circuit has the advantages of low power consumption and high efficiency as compared with the prior art.

Description

technical field [0001] The invention relates to the technical field of integrated circuits, in particular to a push-push injection lock type frequency multiplier circuit. Background technique [0002] In recent years, with the continuous evolution of wireless communication 4G and the upcoming commercial use of the fifth-generation mobile communication system 5G, higher data rates require higher frequency bands above 6GHz for communication, such as 28GHz, 39GHz and 60GHz, etc. are gradually included in 3GPP communication in agreement. The high-speed serial data rate in limited communication is also rising, and 28Gbps and 56Gbps have become the mainstream of the industry, and are moving towards a higher rate of 112Gbps. Whether it is wireless or limited communication, a corresponding high-frequency clock frequency is required. VCO is usually used to generate the corresponding frequency, but direct generation of high-frequency VCO often encounters requirements such as process...

AI Technical Summary

Problems solved by technology

The Gilbert mixing structure is mature, but it needs an orthogonal input signal to suppress the output harmonics; the second harmonic amplifier extracts and amplifies the second harmonic of the transconductance current of the input signal, and the output power is low and the efficiency is low; injection locking The advantage of the structure is low power consumption and high output power, but the principle is that the output stage works near the second harmonic, the input signal is the first harmonic and the frequency pulls the output, and the operating frequency range is narrow; the push-push structure is simple, but A large input signal swing is required, and the output power is still not high enough

Images