Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

HEVC-based DVFS control method and system, processor and storage device

A control method and manager technology, applied in the field of video coding and decoding, can solve the problems of H.265/HEVC decoding workload change, lack of solutions, etc.

Active Publication Date: 2017-12-12
SHANDONG UNIV
View PDF11 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] To sum up, how to use DVFS energy management strategy to reduce the dynamic energy consumption of the HEVC decoding process running on the CPU-GPU cooperative heterogeneous computing platform in the prior art, and how to predict H.265 / HEVC decoding There is still no effective solution to the problem of workload changes in the process

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • HEVC-based DVFS control method and system, processor and storage device
  • HEVC-based DVFS control method and system, processor and storage device
  • HEVC-based DVFS control method and system, processor and storage device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0095] In order to solve the existing problems introduced in the background technology, the present invention provides an HEVC-based DVFS control method, specifically a CPU-GPU cooperative DVFS energy management control method on an HEVC-based heterogeneous computing platform.

[0096] In order to achieve the above object, the present invention adopts the following technical scheme:

[0097] Such as image 3 as shown,

[0098] A kind of DVFS control method based on HEVC, this method is based on CPU and GPU cooperative HEVC decoding in pipeline mode, and this method comprises the following steps:

[0099] (1) Entropy decoding: the decoder performs entropy decoding on its input binary bit stream, assigns values ​​to the decoder parameters, estimates the number of TUs in the video frame i, and parses out the inverse transformation coefficient matrix, which is input to the workload prediction module;

[0100] (2) Workload prediction: At each synchronization point of the CPU and ...

Embodiment 2

[0166] In order to solve the above-mentioned problems in the background technology, the present invention provides an HEVC-based CPU-GPU cooperative DVFS control system, specifically a CPU-GPU cooperative DVFS energy management control system on an HEVC-based heterogeneous computing platform.

[0167] In order to achieve the above object, the present invention adopts the following technical scheme:

[0168] Such as Figure 13 as shown,

[0169] A HEVC-based CPU-GPU cooperative DVFS control system, the system is based on a HEVC-based DVFS control method, the system includes:

[0170] Decoder, described decoder is used for carrying out entropy decoding to the binary bit stream of its input, assigns a value for decoder parameter, estimates the TU quantity of video frame i, and parses out inverse transform coefficient matrix, input to workload prediction module;

[0171] Workload prediction module, said workload prediction module is used for each synchronization point of CPU and...

Embodiment 3

[0177] In order to solve the above-mentioned problems in the background technology, the present invention provides a processor, specifically a CPU-GPU cooperative heterogeneous computing processor.

[0178] In order to achieve the above object, the present invention adopts the following technical scheme:

[0179] A kind of processor, including CPU and GPU, CPU and GPU coordinate HEVC decoding in a pipelined manner, and call and load and execute each instruction in the storage device:

[0180] (1) Entropy decoding: the decoder performs entropy decoding on its input binary bit stream, assigns values ​​to the decoder parameters, estimates the number of TUs in the video frame i, and parses out the inverse transformation coefficient matrix, which is input to the workload prediction module;

[0181] (2) Workload prediction: At each synchronization point of the CPU and GPU, the workload prediction module predicts the CPU operating frequency and the GPU operating frequency based on th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an HEVC-based DVFS control method and system, a processor and a storage device. The method comprises the following steps: performing decoding in cooperation with HEVC based on a CPU and a GPU in the manner of a streamline, performing entropy decoding on a binary bit stream input by a decoder, assigning decoder parameters, estimating the number of TU of a video frame i, analyzing an inverse transformation coefficient matrix, and inputting the inverse transformation coefficient matrix to a workload prediction module; on each synchronous node of the CPU and the GPU, predicting the working frequency of the CPU and the working frequency of the GPU by the workload prediction module based on the number of TU of the video frame i estimated by the entropy decoding, and inputting the working frequency of the CPU and the working frequency of the GPU to a frequency manner; adjusting the set working frequency of the CPU and the set working frequency of the GPU according to the number of the decoded video frames in a frame cache, and inputting the set working frequency of the CPU and the set working frequency of the GPU to a regulator; and setting the frequency of the CPU according to the final working frequency of the CPU by the regulator, and setting the frequency of the GPU according to the final working frequency of the GPU, and continuing to decode by the CPU and the GPU at the set frequency.

Description

technical field [0001] The present invention belongs to the technical field of video coding and decoding, and in particular relates to a HEVC-based DVFS control method, system, processor and storage device. Background technique [0002] With the development of network technology, video applications have entered all aspects of people's lives. Cisco pointed out in its white paper of the Visual Network Index Program that by 2020, 1 million minutes of video content will flow through the network every second, and the global IP video Traffic increased to 82% of all IP traffic (business and consumer)[i]. With the continuous popularization of mobile embedded devices such as tablet PCs and smart phones, there is also increasing pressure on network transmission of video data. Compared with the currently widely used video coding standard H.264 / AVC, the HEVC video coding standard can significantly improve the video coding compression ratio. figure 1 Shows the performance comparison of...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04N19/70H04N19/91G06F1/32
CPCG06F1/324H04N19/70H04N19/91
Inventor 鞠雷徐玉景巩凡贾智平
Owner SHANDONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products