Solid power semiconductor field effect transistor structure
A technology of field effect transistors and power semiconductors, which is applied in the field of solid power semiconductor field effect transistor structures, can solve problems such as device failures and cannot be eliminated, and achieve the effect of enhanced robustness
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0035] Embodiment 1: Please refer to the attached figure 2 , in this embodiment, the bottom of the field effect transistor body 200 is the drain 223, and the top of the drain 223 is provided with n + drain region 215, the n + On top of the drain region 215 is provided n - Drift zone 214, n - The upper surface portion of the drift region 214 is provided with p + source region 216, covering n - part of the upper surface of the drift region 214, at n - Drift Zone 214 and p + A gate dielectric 231 is provided on top of the source region 216, and the gate dielectric 231 covers the n - above the drift zone 214 and cover a part of p + The top of the source region 216 and the top of the gate dielectric 231 are provided with a gate 221, and the top of the gate 221 is provided with an interlayer dielectric 232 (i.e. ILD). The interlayer dielectric 232 covers the top of the gate 221 and is connected with p + The upper surface of the source region 216 is in contact, the top of t...
Embodiment 2
[0038] Embodiment two: Please refer to the attached image 3 , this embodiment is a gate-controlled PNP bipolar junction transistor (triode). The bottommost part of the field effect transistor body 300 is the emitter 323, and the top of the emitter 323 is provided with a p + Launch Area 317, at p + On top of the emission area 317 is provided n - Base 314, n - The upper surface portion of the base region 314 is provided with p + collector area 316, covering n - part of the upper surface of the base region 314, the n - Base 314 and p + A gate dielectric 331 is provided on top of the collector region 316, and the gate dielectric 331 covers the n - over the base region 314 and cover part of the p + The top of the collector region 316 and the top of the gate dielectric 331 are provided with a gate 321, and the top of the gate 321 is provided with an interlayer dielectric 332 (ie ILD). In this embodiment, the cross section of the interlayer dielectric 332 is in the shape of ...
Embodiment 3
[0041] Embodiment three: Please refer to the attached Figure 4 , the structure of this embodiment is similar to that of Embodiment 1. In this embodiment, in n - A trench gate is disposed in the drift region 414 , and the gate dielectric 431 and the gate 421 are located in the trench. The trench gate structure can lead to reduced cell pitch and thus reduced on-resistance of the device.
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com