Self-adaptive testing method and device of CPU cache memory

Abstract

The invention provides a self-adaptive testing method and device of CPU cache memory. The method includes: setting the frequency allocation corresponding to a test target frequency before testing; when testing starts, injecting a bist start command through a jtag interface; conducting protocol parsing on a jtag command into a direct control signal; performing an EMA (extra margin adjustment) scanning equipped bist testing process through the direct control signal, if optimal EMA is found in a bist testing process, judging the test passes, at the same time internal EEPROM can store an optimal EMA configuration value under the frequency for a chip to use while entering a normal work mode; otherwise judging the test fails, and classifying the chip into an unsatisfactory chip. The optimal EMA value is obtained through testing to serve the configuration use of the chip during normal work, so that the chip can work under the optimal EMA value specific to itself and acquire an equilibrium point of the best memory performance and stability.

Description

technical field [0001] The invention relates to an adaptive testing method and device for a CPUcache memory. Background technique [0002] The highest CPU frequency of the chip directly determines the performance of the chip, and the SRAM (Static RAM, static random access memory) that constitutes the cache (cache memory) in the CPU is usually the bottleneck of the limit frequency. The SRAM memory unit in the chip is a circuit that is very sensitive to the manufacturing process. During the chip manufacturing process, chips at different positions on each batch and each wafer may have different performances due to deviations in the manufacturing process. However, the current testing technology uses the worst process among the deviations of all manufacturing processes as the test setting to ensure that as many chips as possible can pass the test. [0003] In the recent SRAM design, an EMA (ExtraMarginAdjustment) port configuration has been added. This port has 3 bits, which can...

AI Technical Summary

Problems solved by technology

[0005] 2. It is impossible to automatically adjust the EMA of different chips and perform automatic classification

Images