Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Clock delay method, clock delay device, delay-locked loop and digital clock management unit

A delay-locked loop and clock delay technology, applied in the field of electronics, can solve the problem of a large difference between the input clock and the output clock, and achieve the effects of low risk, low technical difficulty and simple structure

Active Publication Date: 2015-04-29
ZHEJIANG UNIV +1
View PDF3 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The clock delay method, device, delay phase-locked loop and digital clock management unit provided by the present invention solve the problem of how to quickly realize the alignment of the input clock and the output clock in the case of a large difference between the input clock and the output clock

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Clock delay method, clock delay device, delay-locked loop and digital clock management unit
  • Clock delay method, clock delay device, delay-locked loop and digital clock management unit
  • Clock delay method, clock delay device, delay-locked loop and digital clock management unit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] In order to improve the alignment speed of the input clock and the output clock and speed up the locking speed of the DLL, the present invention proposes the following idea: i Compared with the input clock, the output clock obtained after the input clock still lags behind the output clock, and the input clock is delayed by T through the delay line again. i+1 ,T i+1 for (T i +T x ) / 2, when the input clock is still ahead of the output clock, the input clock is delayed by T′ through the delay line again i+1 , T′ i+1 for (T y +T i ) / 2, and so on until the input and output clocks are aligned. In the case where the input clock still lags behind the output clock, the delay T i is not enough, so at T i with T x This interval takes the middle value (T i +T x ) / 2 re-delay, the input clock is still ahead of the output clock, then the delay T i too large, so the T y with T i This interval takes the middle value (T y +T i ) / 2 to re-delay, and so on, continue to divid...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a clock delay method, a clock delay device, a delay-locked loop and a digital clock management unit. The clock delay method comprises the following steps: step 1: delaying an input clock for Ti by a delay line to obtain an output clock; step 2: comparing the input clock with the output clock, returning to the step 1 to delay the input clock for (Ti+Tx) / 2 by the delay line again if the input clock is lagged behind the output clock, returning to the step 1 to delay the input clock for (Ty+Ti) / 2 by the delay line if the input clock is ahead of the output clock, and until the input clock is aligned with the output clock, outputting the output clock aligned with the input clock. According to the invention, by the technical scheme, a dichotomous successive approximation mode is adopted to realize alignment; N clock periods are required at most; under the condition with larger difference between the input clock and the output clock, a DLL (Dynamic Link Library) locking speed is improved and the working speed of a chip system is improved.

Description

technical field [0001] The invention relates to the field of electronic technology, in particular to a clock delay method and device, a delay phase-locked loop and a digital clock management unit. Background technique [0002] A digital clock management (DCM) unit exists in a field programmable gate array (FPGA, Field Programmable Gate Array), and mainly provides three functions: clock deskewing, frequency synthesis and phase shifting. The clock skew is implemented by a delay locked loop (DLL, Delayed Loop Lock). [0003] During the transmission process of the input clock (CLKIN), due to the influence of the load capacitance and the clock distribution network, the phases arriving everywhere will be inconsistent, thus forming a skew (Skew). Delay-locked loops can phase-align the input clock and output clock (CLKOUT), eliminating skew. [0004] The principle of the phase alignment of the input clock and the output clock in the existing delay-locked loop is as follows: the ph...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03L7/08H03L7/081
CPCH03L7/08
Inventor 包朝伟崔社涛姚韡荣王佩宁
Owner ZHEJIANG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products