Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Interface circuit of CLF chip in SWP protocol

An interface circuit and chip technology, applied in the field of interface circuits, can solve the problems of increasing circuit design complexity and power consumption, and achieve the effect of low power consumption and simple circuit structure

Inactive Publication Date: 2014-10-08
HUAZHONG UNIV OF SCI & TECH
View PDF3 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The technologies used in the CLF chip interface circuit in the SWP protocol include differential circuit amplification technology and reference comparison technology. However, because the differential circuit amplification technology requires the design of complex amplifiers, the reference comparison technology requires the design of reference circuits and comparison circuits, which increases the complexity of circuit design. and power consumption

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Interface circuit of CLF chip in SWP protocol
  • Interface circuit of CLF chip in SWP protocol
  • Interface circuit of CLF chip in SWP protocol

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] In order to make the objectives, technical solutions and advantages of the present invention clearer, the present invention will be further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are only used to explain the present invention, but not to limit the present invention.

[0022] The problem solved by the invention is to design a CLF chip interface circuit in the SWP protocol, which can correctly send the voltage signal S1 of the UICC chip in the SWP protocol, and can also correctly receive the current signal S2 of the UICC chip, thereby realizing full-duplex communication.

[0023] In order to solve the above-mentioned technical problems, the CLF chip interface circuit in the SWP protocol of the present invention, such as Figure 4 As shown, it includes: the input shaping module 1 is connected to the output end of the CLF chip, and is composed of an inverte...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an interface circuit of a CLF chip in an SWP protocol. The interface circuit comprises an input shaping module, an output load modulation module, a current sampling module and an output shaping module, wherein an input end of the input shaping module is connected with a voltage modulation signal output by the CLF chip; an input end of the output load modulation module is connected with an output end of the input shaping module, and an output end of the output load modulation module is connected with a C6 pin of a UICC chip; an input end of the current sampling module is connected with the C6 pin of the UICC chip; an input end of the output shaping module is connected to an output end of the current sampling module; and an output end of the output shaping module is used for outputting a current modulation signal to the CLF chip. According to the interface circuit of the CLF chip in the SWP protocol, the function of the interface circuit of the CLF chip in the SWP protocol can be realized by the aid of a current sampling technique, a voltage signal S1 can be correctly sent to the UICC chip in the SWP protocol, at the same time, a current signal S2 of the UICC chip can also be correctly received, and accordingly, full-duplex communication is realized.

Description

technical field [0001] The invention belongs to the field of CLF chips, and more particularly, relates to an interface circuit for realizing communication between a CLF chip based on a SWP protocol and an NFC SIM card chip in an NFC system. Background technique [0002] NFC (Near Field Communication) is an emerging technology for short-range wireless communication between electronic devices, which needs to connect the CLF chip and the SIM card chip. Among the 8 pins of the SIM card, 5 are conventional pins for daily communication with mobile phones. Among the remaining three pins, C4 and C8 are extended by the International Standards Organization as the high-speed interface of the new generation of SIM cards. Therefore, the C6 pin is used to connect the CLF chip and the SIM card chip, and the connection between them is realized through the SWP (Single Wire Protoco1) protocol. [0003] The SWP protocol is a patent based on the C6 pin of the SIM card proposed by Gemalto. The ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06K19/077H04B5/00
Inventor 余国义邓业磊邹雪城郑朝霞彭康康廖炜
Owner HUAZHONG UNIV OF SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products