Adapter plate, a multi-platform serial test system and method
A test method and adapter board technology, which is applied in the direction of electronic circuit testing, measuring device casing, etc., to achieve the effect of improving research and development speed, shortening test cycle, and liberating time arrangement
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0020] The preferred embodiments of the present invention will be described below in conjunction with the accompanying drawings. It should be understood that the preferred embodiments described here are only used to illustrate and explain the present invention, and are not intended to limit the present invention, and in the absence of conflict, the present invention The embodiments and the features in the embodiments can be combined with each other.
[0021] The conventional test of QPI high-speed signal uses the XDP interface, using the boundary scan principle, the control signal is parallel, such as the test mode selection TMS, reset signal TRST, etc., the data signal is serial, the TDI signal is the input signal, and the TDO signal is the output signal .
[0022] At present, the internal test of the chip generally adopts the JTAG (Joint Test Action Group, Joint Test Action Group) international standard test protocol. Chips with a JTAG port have the following JATG pin defini...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com