Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Improved AHB-to-APB bus bridge and control method thereof

A technology of APB bus and control method, which is applied in the direction of instruments, electrical digital data processing, etc., can solve the problems of not supporting two same-frequency bus operations, incompatible memory interfaces, etc., so as to avoid transmission operation errors, simplify circuit functions, and improve Effect of Transfer Operation Speed

Active Publication Date: 2013-07-10
杭州中科微电子有限公司
View PDF10 Cites 48 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The defect that this prior art exists is that the operation of APB bus needs two pclk cycles to finish likewise, is not compatible with memory interface, and does not support the operation of two same-frequency buses

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Improved AHB-to-APB bus bridge and control method thereof
  • Improved AHB-to-APB bus bridge and control method thereof
  • Improved AHB-to-APB bus bridge and control method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0099] figure 1 A block diagram of the APB bus bridge in the embodiment of the present invention is described. The APB bus bridge 1 of the embodiment of the present invention includes: an AHB bus interface 11, an APB bus interface 12, a control FIFO 13, a data FIFO 14, and an interface timing conversion and control module 15. From figure 1 Among them, those in the professional field can clearly see the connection relationship between the transmission request signal of the AHB bus master and the APB bus bridge control signal, so as to understand the important technical features that constitute the technical solution of the present invention:

[0100] (1) The preparation signal hready output by the interface timing conversion and control module 15 is connected to the AHB bus interface 11, and the preparation signal hready is connected to the AHB master device connected to the AHB bus through the AHB bus interface 11.

[0101] (2) The external circuit generates a timing tra...

Embodiment 1

[0133] Figure 5 Shown is a timing diagram of the continuous write transfer operation of the AHB bus in the case of an asynchronous clock between the AHB bus and the APB bus in the embodiment of the present invention. combine Figure 5 The example further illustrates the queue buffer control mechanism of the continuous write transmission in the embodiment of the present invention, which is an idea of ​​speeding up the write transmission operation. Usually, considering the power consumption factor of the two buses, the APB bus clock pclk is slower than the AHB bus clock hclk, and the processing speed of the APB bus peripherals is relatively slow. Figure 5 The clock signals of the AHB bus and the APB bus given in are hclk and pclk respectively. The example sets the clock pclk as the frequency division of the clock hclk by two. The interface timing conversion signal pclk_en is formed by sampling the rising edge of the clock pclk. The waveform is the same as the clock pclk . E...

Embodiment 2

[0137] Figure 6 It is a sequence diagram of a single read transmission of AHB bus and APB bus asynchronous frequency multiplication of the present invention, such as Figure 6 As shown in , AHB bus and APB bus clock and timing conversion control signal and Figure 5same. Assume that before time T1, the request queues stored in the control FIFO module 13 and the data FIFO module 14 have all been read, and the storage status of the two FIFO modules is empty. Embodiment setting AHB bus master 221 is described as follows to the timing diagram of the single read transmission operation that APB bus peripheral 251 sends:

[0138] At time T1, the preparation signal hready output by the APB bus bridge is high level, and a master device 221 of the AHB bus sends a read transmission request, the read transmission request includes the read and write transmission signal hwrite is low level (ie read operation), and the destination for haddr1. At time T2, the APB bus bridge receives the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

An improved APB bus bridge structurally comprises an AHB bus interface and an APB bus interface and further comprises an interface sequential conversion and control module, a control FIFO (First In First Out) module and a data FIFO module, wherein the interface sequential conversion and control module comprises a state machine, a data FIFO control logic unit and a control FIFO control logic unit and a register. A control method of the improved APB bus bridge comprises the following steps: generating a ready signal by the APB bus bridge; determining that the ready signal has a high level, and autonomously sending a transmission request by an AHB bus master; receiving and judging the transmission request by the APB bus bridge, wherein if the transmission request is effective, a control signal and data of the transmission request are stored in the corresponding FIFO modules respectively and the APB bus bridge does not distinguish read and write transmissions; and through state conversion and control of the state machine of the interface sequential conversion and control module, after finishing sequential matching conversion of the two buses, quickly carrying out reliable transmission operation. The improved APB bus bridge is applicable to sequential synchronous and asynchronous AHB-to-APB bus transmission and is compatible with a memory interface.

Description

[0001] field of invention [0002] The invention belongs to the technical field of digital integrated circuits, relates to the circuit composition of the AHB and APB bus bridges of the AMBA bus, and in particular to an improved AHB to APB bus bridge and a control method thereof, which are used for embedded CPUs and APB bus peripherals communication, and is compatible with the memory interface. Background technique [0003] With the rapid development of deep submicron process manufacturing technology, the scale of integrated circuit chips will also become larger and larger. Currently, a single IC (Integrated Circuit) chip already contains hundreds of millions of transistors. At the same time, the IC design method has also developed from a timing-driven method to a method based on IP (Intellectual Property) intelligent resource multiplexing. The key to IP-based multiplexing is to establish an on-chip bus (OCB, On-Chip-Bus ), the on-chip bus with reusability must have the char...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F13/40
Inventor 胡月何文涛李晓江叶甜春
Owner 杭州中科微电子有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products