FPGA (Field Programmable Gata Array) with embedded logical analysis function and logical analysis system
A logic analysis and embedded technology, which is applied in the field of FPGA and logic analysis system, can solve the problem of inflexible FPGA debugging, and achieve the effect of simplifying functions, reducing pins, and flexible acquisition
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0027] Such as figure 1 As shown, the present invention provides an FPGA1 (English abbreviation for Field Programmable Gate Array) with an embedded logic analysis function. The FPGA1 can help technicians to detect the signal of the FPGA1 when it is working, so as to debug and modify the FPGA1. Said FPGA1 includes at least one working module 13, said working module 13 is used to perform digital calculation or logic processing according to design requirements, which includes but not limited to: logic circuit, arithmetic circuit, input and output circuit and so on. The working modules 13 are connected by internal wires, and the working module 13 can also be connected to the pins of the FPGA1 so as to communicate with circuits / devices outside the FPGA1 through the pins. Each working module 13 can input / output one or more signals according to design requirements. Said FPGA1 also includes: a storage module 14 , a logic analysis module 12 and an interface module 11 .
[0028] Desc...
Embodiment 2
[0045] Such as figure 1 As shown, the present invention also provides an FPGA logic analysis system, which includes: FPGA1 as described in Embodiment 1, and an external device 2 connected to FPGA1.
[0046] Wherein, the external device 2 is used to send acquisition instructions / control instructions to the FPGA1, and convert the signals output by the FPGA1 into waveforms for display.
[0047] Specifically, the working process of the logic analysis system is:
[0048] The external device 2 sends different collection instructions to the interface module 11 of the FPGA1 according to preset test / debugging rules, so that the interface module 11 analyzes the collection instructions and outputs them to the logic analysis module 12 , the logic analysis module 12 collects corresponding signals according to the collection instructions, and stores the collected signals in the storage module 14, and when the collection is complete, passes the stored signals through the interface module 11...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com