Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

FPGA (Field Programmable Gata Array) with embedded logical analysis function and logical analysis system

A logic analysis and embedded technology, which is applied in the field of FPGA and logic analysis system, can solve the problem of inflexible FPGA debugging, and achieve the effect of simplifying functions, reducing pins, and flexible acquisition

Inactive Publication Date: 2013-04-17
CELESTICA TECH CONSULTANCY SHANGHAI
View PDF7 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In view of the above-mentioned shortcoming of prior art, the object of the present invention is to provide a kind of FPGA and logic analysis system with embedded logic analysis function, for solving the inflexible problem of FPGA debugging in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA (Field Programmable Gata Array) with embedded logical analysis function and logical analysis system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0027] Such as figure 1 As shown, the present invention provides an FPGA1 (English abbreviation for Field Programmable Gate Array) with an embedded logic analysis function. The FPGA1 can help technicians to detect the signal of the FPGA1 when it is working, so as to debug and modify the FPGA1. Said FPGA1 includes at least one working module 13, said working module 13 is used to perform digital calculation or logic processing according to design requirements, which includes but not limited to: logic circuit, arithmetic circuit, input and output circuit and so on. The working modules 13 are connected by internal wires, and the working module 13 can also be connected to the pins of the FPGA1 so as to communicate with circuits / devices outside the FPGA1 through the pins. Each working module 13 can input / output one or more signals according to design requirements. Said FPGA1 also includes: a storage module 14 , a logic analysis module 12 and an interface module 11 .

[0028] Desc...

Embodiment 2

[0045] Such as figure 1 As shown, the present invention also provides an FPGA logic analysis system, which includes: FPGA1 as described in Embodiment 1, and an external device 2 connected to FPGA1.

[0046] Wherein, the external device 2 is used to send acquisition instructions / control instructions to the FPGA1, and convert the signals output by the FPGA1 into waveforms for display.

[0047] Specifically, the working process of the logic analysis system is:

[0048] The external device 2 sends different collection instructions to the interface module 11 of the FPGA1 according to preset test / debugging rules, so that the interface module 11 analyzes the collection instructions and outputs them to the logic analysis module 12 , the logic analysis module 12 collects corresponding signals according to the collection instructions, and stores the collected signals in the storage module 14, and when the collection is complete, passes the stored signals through the interface module 11...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an FPGA with an embedded logical analysis function and a logical analysis system. The FPGA comprises a working module, a storing module embedded in the FPGA, a logical analysis module and an interface module. The logical analysis module connected with the working module and the storing module is used for collecting signals input by the corresponding working module of FPGA based on received collecting commands, storing the collected signals in the storing module and outputting signals stored in the storing module when the collection is finished. The interface module connected with outer devices and the logical analysis module is used for performing protocol encapsulation / parsing processing on data transmitting between the logical analysis module and the outer devices. The data comprises collecting commands input into the interface module by the outer devices and signals input into the interface module by the logical analysis module. The logical analysis system comprises the FPGA and the outer devices connected with the FPGA.

Description

technical field [0001] The invention relates to an FPGA with embedded logic analysis function and a logic analysis system. Background technique [0002] At present, the field programmable gate array (Field Programmable Gate Array, referred to as FPGA), completes the circuit design with the hardware description language (Verilog or VHDL), and can be quickly burned to the FPGA for testing after simple synthesis and layout. The mainstream technology of modern IC design verification. These editable components can be used to implement some basic logic gates (such as AND, OR, XOR, NOT) or more complex combination functions, such as decoders or mathematical equations. In most FPGAs, these editable elements also contain memory elements such as flip-flops (Flip-flop) or other more complete memory blocks. System designers can connect the logic blocks inside the FPGA through editable connections according to design needs, just like a circuit board is placed in a chip. The logic bloc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/25G01R31/3177
Inventor 黄凯余年兵
Owner CELESTICA TECH CONSULTANCY SHANGHAI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products