Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Grid driving circuit and driving method thereof and display device

A gate drive circuit and gate technology, applied to static indicators, instruments, etc., can solve the problems of difficult to apply small-sized panels, difficult to meet actual design needs, and large wiring space, so as to reduce the number and Wiring space, to achieve the effect of narrow frame

Active Publication Date: 2013-01-16
BOE TECH GRP CO LTD +1
View PDF6 Cites 78 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The inventor found that each shift register in the above scheme can only control one gate line, so the required wiring space is relatively large, and a wide panel frame is required, which is difficult to meet the actual design requirements, especially difficult to be applied to small-sized panels

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Grid driving circuit and driving method thereof and display device
  • Grid driving circuit and driving method thereof and display device
  • Grid driving circuit and driving method thereof and display device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0071] An embodiment of the present invention provides a gate drive circuit, such as image 3 As shown, including: shift register 11, also includes:

[0072] The one-control-multiple unit 12 is configured to receive the first pulse signal output by the shift register 11 and output a plurality of second pulse signals, and the plurality of second pulse signals are used to drive a plurality of gate lines.

[0073] In this embodiment, by adding a one-control multi-unit to the shift register, a pulse signal output by a shift register is converted into multiple pulse signal outputs, which are respectively used to drive multiple gate lines, so that a shift register can Simultaneously controlling multiple gate lines greatly reduces the number of shift registers, thereby reducing the wiring space and facilitating the realization of a narrow panel frame.

[0074] A multi-control unit 12 is connected to the output terminal of the shift register 11, and is used to divide the received fir...

Embodiment 2

[0084] A gate drive circuit of the present invention, another specific implementation example is as follows:

[0085] Such as Figure 5 and Figure 6 As shown, the gate drive circuit includes: a shift register 11 and a multi-control unit 12 connected to the output end of the shift register 11, and the multi-control unit 12 includes:

[0086] The source of the first thin film transistor T1 is connected to the output terminal of the shift register 11, the drain is connected to the odd-numbered gate line (OUT-O) of the two adjacent gate lines, and the gate receives the first control signal V1;

[0087] The source of the second thin film transistor T2 is also connected to the output terminal of the shift register 11, the drain is connected to the even-numbered gate line (OUT-E) of the two adjacent gate lines, and the gate receives the second control signal V2 ;

[0088] The third thin film transistor T3, the source of which is input with the ground voltage signal Vss, the drain...

Embodiment 3

[0104] A gate drive circuit of the present invention, such as Figure 9 As shown, another specific implementation example is as follows:

[0105] The gate drive circuit includes: a shift register 11 and a multi-control unit 12 connected to the output of the shift register 11. The difference is that the multi-control unit 12 includes:

[0106] The source of the seventh thin film transistor T7 is connected to the output terminal of the shift register 11, the drain is connected to the first (OUT_1) of the three adjacent gate lines, and the gate receives the third control signal V3;

[0107] The source of the eighth thin film transistor T8 is also connected to the output terminal of the shift register 11, the drain is connected to the second (OUT_2) of the three adjacent gate lines, and the gate receives the fourth control signal V4;

[0108] The source of the ninth thin film transistor T9 is also connected to the output terminal of the shift register 11, the drain is connected t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a grid driving circuit and a driving method thereof and a display device, and relates to the field of displaying. The grid driving circuit can reduce wiring space and realize frame narrowing of a panel and is particularly applicable to small-size panels. The grid driving circuit comprises a shifting register and a control unit, wherein the control unit is connected with an input end of the shifting register and used for converting first pulse signals output by the shifting register into multiple second pulse signals which are respectively used for driving a multiple grid lines.

Description

technical field [0001] The present invention relates to the field of display technology, in particular to a gate driving circuit, a driving method thereof, and a display device. Background technique [0002] The Gate Driver on Array (GOA) technology is a process technology that directly integrates gate driver ICs on the array substrate instead of an external driver chip. The application of this technology can not only reduce the production process, reduce product cost, improve integration, but also achieve a symmetrical and beautiful design on both sides of the panel, and also save the bonding (Bonding) area of ​​the gate circuit (Gate IC) and Fan-out (Fan-out) wiring space, so as to realize the design of narrow frame, improve production capacity and yield rate. [0003] Such as figure 1 As shown, the gate drive circuit using GOA technology includes a plurality of shift registers (SR1-SRn), ground voltage signal Vss supply lines, start pulse signal STV supply lines, first ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G09G3/20
Inventor 谷晓芳杨通胡明
Owner BOE TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com