Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Scheduling method of network-on-chip router based on network information

An on-chip network and network information technology, applied in the network field, can solve problems such as limited address space, prolonged queue waiting time, and decreased throughput, and achieve the effects of reducing local congestion, reducing network delay, and improving throughput

Inactive Publication Date: 2012-07-04
陕西光电子先导院科技有限公司
View PDF4 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Since only one pair of nodes is allowed to communicate at the same time, when the number of communications increases, the address space is limited and cannot support the interconnection between more IP cores, which limits the scalability of the system
(2) Long interconnection problem
(3) Power consumption problem
However, this kind of router has serious head-of-line blocking, so the throughput of the network is not high, and the queue waiting delay caused by head-of-line blocking is also relatively long.
In order to alleviate the head-of-line blocking problem, researchers proposed a virtual channel router structure, which uses time-division multiplexing to share links and bandwidth, which not only alleviates the head-of-line blocking problem but also improves network performance. This kind of virtual channel router shares the cache unit by setting a virtual channel for each port. Each virtual channel has an exclusive first-in-first-out queue. However, due to the limitation of chip area and power consumption, the queue length of each port is limited. The length of the stored business packet is also very limited, so when the packet length is long and the business load of the network is heavy, the micro-slices of a packet may be blocked in multiple router nodes or links, and the blocked micro-slices will further block Other packets in the network will eventually cause the entire network to become extremely congested and quickly saturated, resulting in increased delay and rapid decline in throughput
In addition, on the Mesh topology network, for different business models, adopting the dimension order X-Y routing method and round-robin arbitration strategy will easily lead to serious congestion of routers and links in the middle area of ​​the network. This is mainly because the dimension order X-Y routing method only When the packet reaches the position in the same column as the destination address, it will be redirected, so the intermediate links and routers in the network will be blocked due to forwarding a large number of packets; and the scheduling method using the round-robin arbitration strategy is only based on the pointer in the arbitrator. The location of the request is matched with the request and the response, without considering other information of the network and the type of the request, so it will cause the packets that should have left the router to wait for a long time. Two types of factors eventually lead to traffic in the network uneven distribution

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Scheduling method of network-on-chip router based on network information
  • Scheduling method of network-on-chip router based on network information
  • Scheduling method of network-on-chip router based on network information

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] When a router processes packets, on the one hand, an output port may receive multiple requests from input ports, so there will be competition for requests at the output port; on the other hand, an input port may receive responses from multiple output ports , so there will also be response competition at the input port. The two types of competition are not only related to network congestion, but also related to delay and throughput. These two types of competition can usually be solved by designing two-stage scheduling in the router.

[0032] The router two-stage scheduling of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0033] Since the scheduling process is related to the router's input and output ports, input queue, and arbitration unit, here we first introduce the router components related to scheduling.

[0034] refer to figure 1 , the scheduling-related router of the present invention includes 5 input and...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a scheduling method of a network-on-chip router based on network information, and mainly solves the problem that the router has limited buffer space and longer grouping time so as to seriously block a network. The scheduling method is finished through two stages as follows: at the first stage, an input arbitration unit selects an input queue as a response queue according to the three parameters, namely hop count from a source node to a destination node, the hop count from a current node to the destination node and lock virtual channel number of a local input port; and at the second stage, an output arbitration unit selects according to the three parameters, namely, the lock virtual channel number of an output link, the hop count from the source node to the destination node and the hop count from the current node to the destination node, and a best transmission path is selected between an input port and an output port grouped on the network-on-chip router through the scheduling of two stages. The scheduling method provided by the invention has the advantages of low time delay, high throughput and balanced grouping link flow, and can optimize distribution of an inner path of the network-on-chip router.

Description

technical field [0001] The invention belongs to the field of network technology, and relates to a scheduling method for a system-level chip and an on-chip network router, which is suitable for low-blocking and fast communication of on-chip network services of different scales in the router. Background technique [0002] The system-on-chip (SoC) based on the bus architecture uses intellectual property IP core multiplexing technology to design integrated circuits. These IP cores are usually general-purpose processors, digital signal processors DSP, microprocessors ARM, memory modules RAM, etc. With the development of semiconductor technology and the rapid increase of chip processor frequency, more and more IP cores are integrated on a single silicon chip, and the SoC bus architecture faces many problems, mainly in three aspects: (1) address space problem. Since only one pair of nodes is allowed to communicate at the same time, when the number of communications increases, the a...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L12/56H04L12/803H04L12/861
Inventor 顾华玺郑小富杨银堂王琨鲍培蕾
Owner 陕西光电子先导院科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products