Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Scheduling method for semiconductor production line based on multi-ant-colony optimization

A production line and semiconductor technology, applied in the field of semiconductor production line scheduling based on multi-ant colony optimization, can solve problems such as scheduling solutions for semiconductor production lines that have not yet been found

Inactive Publication Date: 2011-11-23
TONGJI UNIV
View PDF9 Cites 41 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0021] Looking at the existing patents on semiconductor production line scheduling, they are mainly aimed at specific processing areas of semiconductor production lines; in the patents on semiconductor production line scheduling, the method based on rules, or the combination of rules selected by intelligent methods, has not yet been developed. Discovered the patent of directly using the intelligent optimization method to obtain the scheduling scheme of the semiconductor production line

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Scheduling method for semiconductor production line based on multi-ant-colony optimization
  • Scheduling method for semiconductor production line based on multi-ant-colony optimization
  • Scheduling method for semiconductor production line based on multi-ant-colony optimization

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0070] Below through the embodiment in conjunction with the attached image 3 The present invention is further described.

[0071] attached image 3 A simplified model Mini-Fab of a semiconductor production line is given. The model includes 3 device groups ( M 1 , M 2 , M 3 ),in: M 1 There are two interchangeable devices ( M a , M b ), simulating the diffusion processing area of ​​a semiconductor production line, is a batch processing equipment; M 2 There are two interchangeable devices ( M a , M b ), which simulates the ion implantation processing area of ​​the semiconductor production line, which is a non-batch processing equipment; M 3 There is a device ( M e ), which simulates the lithography processing area of ​​a semiconductor production line, and is a non-batch processing equipment. The processing flow of the workpiece processed on this model is exactly the same, including 6 processing steps, respectively in M 1 , M 2 , M 3 The processing is...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a scheduling method for a semiconductor production line based on multi-ant-colony optimization. The method comprises the following steps of: determining bottleneck processing areas of the semiconductor production line, wherein processing areas, of which average utilization rate exceeds 70 percent, of equipment are regarded as the bottleneck processing areas; setting the number of ant colonies as the number of the bottleneck processing areas, and initializing a multi-ant-colony system; parallelly searching scheduling schemes of all bottleneck processing areas by all ant colony systems; restraining and integrating the scheduling schemes of all bottleneck processing areas into one scheduling scheme for all bottleneck processing areas according to a procedure processing sequence, and deducing the scheduling schemes of other non-bottleneck processing areas by using the scheduling scheme and the procedure processing sequence as restraint to obtain the scheduling scheme of the whole semiconductor production line; and judging whether program ending conditions are met, if so, inputting the scheduling scheme which is optimal in performance, otherwise, updating pheromones of the ant colonies by using the scheduling scheme which is current optimal in performance, and guiding a new round of searching process. The method has the advantages that: an important practical value is provided for solving the optimal dispatching problem of the semiconductor production line; and important instructional significance is provided for improving the production management level of semiconductor enterprises of China.

Description

technical field [0001] The invention relates to a scheduling method for a semiconductor production line based on multi-ant colony optimization. Background technique [0002] In a production system using assembly line workshop processing, a conveyor system transports the WIP along the workbench, and at each workbench, a different process of the WIP is completed. In theory, the WIP visits each station once during a start-to-finish machining run. A semiconductor production line is different from most production systems that use assembly-line shop processing. In the semiconductor production line, WIP may visit the same workbench several times during the processing process. WIP has to go through several cleaning, oxidation, deposition, metal spraying, etching, ion implantation and stripping processes until the semiconductor product is completed. [0003] figure 1 A simplified multi-product semiconductor production line SL1 is given. In this model, two products A, B are manufa...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G05B19/418
CPCY02P90/02
Inventor 李莉乔非王锦良吴海锋
Owner TONGJI UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products