Time-setting clock system of merging unit for realizing clock switching

Abstract

The invention discloses a time-setting clock system of a merging unit for realizing clock switching. A master clock and a slave clock are connected with the merging unit by a switch respectively; all electronic transducers are synchronized by sampling pulses and then upload sampling values to the merging unit; and the merging unit merges the data of the transducers of each phase and transmits themerged data to a protection, measurement and control unit device. The time-setting clock system is characterized in that: the merging unit comprises a merging unit central processing unit (CPU) and afield programmable gate array (FPGA) module connected with the merging unit CPU, wherein the FPGA module is connected with a time-keeping crystal oscillator. The invention provides an IEC61588-based synchronization method for the merging unit, provides switching methods for the merging unit under the condition of two master clock sources, endows the merging unit with the synchronization accuracy of a submicrosecond level, and ensures the seamless switching of the merging unit in a clock switching process.

Description

technical field [0001] The invention belongs to the technical field of electric power automation. It relates to an intelligent substation merging unit device, more precisely, the invention relates to a processing method for clock switching of a merging unit based on the IEC61588 BMC algorithm. Background technique [0002] At present, electromagnetic current and voltage transformers are widely used in power systems. With the development of the power system towards large capacity and high voltage level, the traditional electromagnetic transformer has gradually exposed many shortcomings. In recent years, with the rapid development of electronic technology and optical fiber communication, electronic transformers have also made great progress in technology, and some products have been applied in the field. As a bridge for sampling data between electronic transformers and intelligent electronic devices on the bay layer, the merging unit has become an important device for inform...

AI Technical Summary

Problems solved by technology

However, unlike the NTP protocol, the special feature of IEC61588 to achieve master-slave synchronization is that the precise time when the clock sends and receives messages is "stamped" through the medium independent interface (MII) close to the physical layer

Due to the great uncertainty in the execution process of the communication protocol stack, the delay jitter of the communication stack is relatively large, which has a great impact on the accuracy of synchronization

Images