Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Bus monitoring method and apparatus based on AHB bus structure

A technology of monitoring device and bus structure, applied in the direction of instruments, digital data processing, memory systems, etc., can solve the problem of the lack of mature implementation methods and examples of bus monitoring technology, so as to avoid deadlock and ensure consistency. Effect

Active Publication Date: 2010-03-24
BEIJING PKUNITY MICROSYST TECH
View PDF0 Cites 14 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the existing SoC based on the AHB bus structure mainly adopts strategies such as software flushing and setting the address space not to be cached by the Cache, especially for the single-processor bus structure, there is no mature implementation method and example of bus monitoring technology

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Bus monitoring method and apparatus based on AHB bus structure
  • Bus monitoring method and apparatus based on AHB bus structure
  • Bus monitoring method and apparatus based on AHB bus structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0042]The present invention is aimed at a single processor system, only the Cache in the processor keeps a copy of the main memory data, so in order to ensure the consistency of the Cache, it is only necessary to monitor the request of the bus master to access the main memory, and for the request of the processor to access the main memory No monitoring is required. The essence of the present invention is that a bus monitoring device is added between the storage control unit and the bus to filter memory access requests issued by the bus master. If the memory access request may affect the Cache consistency, the processor is notified to carry out the Cache consistency processing, and after the consistency processing ends, the bus monitoring device is notified to allow the request to access the storage control unit; if the memory access r...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a bus monitoring apparatus and method based on AHB bus structure, which is used for single-processor system in AHB bus structure. The bus monitoring apparatus is disposed between the memory control parts and the AHB bus, used for filtering access and storage requests sent out by main apparatus of bus. When the bus monitoring device monitors the access and storage request affecting the consistency of the Cache, the processor is notified to perform a Cache consistence processing, prevent the access and storage requests causing monitoring hit from getting access to the memory control part, until the Cache consistence processing is ended.

Description

technical field [0001] The present invention relates to a bus monitoring technology for ensuring cache (Cache) consistency in a system chip (System-on-Chip, hereinafter referred to as SoC), in particular to a single-processor SoC chip based on an AHB (Advanced High-performance Bus) bus structure A bus monitoring method and device. Background technique [0002] The advancement of semiconductor technology and the development of integrated circuit design technology have made it possible to integrate the functional components of the entire system on a single chip. At present, SoC has become the mainstream technology of today's integrated circuits. In SoC structure design, the method of ensuring cache coherence has a certain influence on the performance of the whole system. [0003] In the processor, the Cache stores a copy of the data in the main memory. If the master device on the bus accesses the main memory, the data in the Cache may be inconsistent with the main memory, re...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F12/08G06F13/40G06F12/0831
Inventor 程旭陆俊林庞九凤佟冬施云峰
Owner BEIJING PKUNITY MICROSYST TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com