Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-DSP core framework and method for rapidly processing parallel video signal

A technology of video signal processing and parallel processing, applied in the direction of digital video signal modification, television, image communication, etc., can solve the problems of large data flow of data bus and increased processing time.

Inactive Publication Date: 2009-12-30
RAYNET TECH
View PDF0 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] (2) The data exchange between adjacent steps (or DSP core) (about the corresponding data of one frame of image) is relatively large, which means that the data flow in the data bus is relatively large, increasing the processing time
The most important thing is that a large amount of data is transferred in and out between multiple DSP cores, which has become the bottleneck of current DSP core video processing.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-DSP core framework and method for rapidly processing parallel video signal
  • Multi-DSP core framework and method for rapidly processing parallel video signal
  • Multi-DSP core framework and method for rapidly processing parallel video signal

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] The method of the present invention can be applied to various video formats, such as H.264, MPEG2 / 4, JPEG, VC, AVS, etc.; it is also applicable to processing other real-time signals such as communication data by multiple DSP cores.

[0026] The serial and parallel (pipeline) processing referred to in the present invention refers to the first step of processing the first frame of image by the first DSP core. After it has been processed, it is handed over to the next DSP core for the second step, and then goes to it by itself. Do the first step of the next frame of image; and after the second DSP core processes the second step, hand it over to the next DSP core for the third step, and then do the second step of the next frame of image by yourself; proceed like this.

[0027] The term “parallel processing” in the present invention means that multiple DSP cores simultaneously process different parts of the image in one step for the same frame of image.

[0028] In the following...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a multi-DSP core framework and a method for rapidly processing a parallel video signal, which aims to solve the problems of a slow processing speed of the prior technology. The method comprises the following steps: receiving a video stream image; carrying out serial-parallel processing on the video stream image according to a preset step; and carrying out parallel processing on at least one of the steps according to a preset program. By adopting the method, each DSP core transfers allocated data to a flash memory (L1 / L2) for processing; because data needed to be transferred in or out is a small part of a frame of the image, data exchange of a system is greatly reduced; and each core can carry out multi-step processing on the allocated data, which further reduces the data exchange.

Description

Technical field [0001] The invention relates to a video signal processing method, in particular to a fast parallel video signal processing method with a multi-DSP core (that is, a DSP core processing unit) framework. Background technique [0002] At present, the leading single-core DSP core with a maximum clock of 1GHz can no longer meet real-time digital signal processing with large amounts of data and calculations, especially for high-definition TV video signal encoding and decoding. Multi-DSP cores are being used more and more because they are programmable and contain multiple cores that can be operated in parallel. Because video encoding and decoding methods are traditionally processed by a fast processor (DSP core or ASIC), when using multiple DSP cores to process video encoding and decoding methods, the methods must be parallelized, that is, the data and methods are decomposed into The sub-data groups and sub-programs that can be operated at the same time are reasonably all...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04N7/26H04N19/436
Inventor 王生洪陆进李科奕侯斌
Owner RAYNET TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com