Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Packaging structure of conducting wire holder on multi-chip stacking structure

A technology of stack structure and packaging structure, applied in the direction of semiconductor devices, semiconductor/solid-state device parts, electrical components, etc., can solve the problems of metal wire displacement, electrical signal phase change, and different lengths of metal wires.

Inactive Publication Date: 2008-02-27
CHIPMOS TECH INC
View PDF0 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In the above-mentioned known chip stack package structure, since the metal wires 10, 11, 12 between each chip and the platform portion 5c of the lead frame 5 have different lengths and radians, the length and radian are relatively different except during the packaging process. Long metal wires are prone to displacement and cause a short circuit of the chip, and the phase of the electrical signal changes due to the different lengths of the metal wires 10, 11, and 12.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Packaging structure of conducting wire holder on multi-chip stacking structure
  • Packaging structure of conducting wire holder on multi-chip stacking structure
  • Packaging structure of conducting wire holder on multi-chip stacking structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment approach

[0064] As shown in FIGS. 2A and 2B , a schematic plan view and a schematic cross-sectional view of a chip 200 that has completed the foregoing processes. As shown in Figure 2B, the chip 200 has an active surface 210 and a back surface 220 opposite to the active surface, and an adhesive layer 230 has been formed on the chip back surface 220; it should be emphasized here that the adhesive layer 230 of the present invention is not limited to the above-mentioned The above-mentioned semi-cured glue, the purpose of the adhesive layer 230 is to form a bond with the substrate or the chip, therefore, as long as it is an adhesive material with this function, it is an embodiment of the present invention, such as a die attached film.

[0065] Next, please refer to FIGS. 2C and 2D , which are cross-sectional schematic diagrams of a multi-chip offset stacking structure 30 completed by the present invention. As shown in FIG. 2C, a plurality of welding pads 240 are arranged on the active surf...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides a package of line frame on stacked chips, and includes: a line frame consisted of several pairs of outer pins and several pairs of inner pins formed by several lines, and the several inner pins are divided into first inner pins group and second inner pins group, of which length of the first group is much longer than it of the second group; several semiconductor chip devices, and active surface of each chip is placed forward and interval to form offset-stack arrangement; the semiconductor chip device on top of the stack is fixed under the first inner pins group, and several semiconductor chip devices are electrically connected by the first inner pins group and the second inner pins group on small side.

Description

technical field [0001] The invention relates to a multi-chip stack packaging structure, in particular to a multi-chip stack packaging structure using a lead frame. Background technique [0002] In recent years, three-dimensional space (Three Dimension; 3D) packaging is being carried out in the back-end process of semiconductors, in order to achieve higher density or memory capacity with the least area. In order to achieve this goal, a chip stacked method has been developed to achieve a three-dimensional (Three Dimension; 3D) package at this stage. [0003] In the known technology, the chips are stacked by stacking multiple chips on a substrate, and then using a wire bonding process to connect the multiple chips to the substrate. FIG. 1 (including FIGS. 1A and 1B ) discloses a chip stack package structure based on a lead frame, wherein FIG. 1A is a schematic cross-sectional view and FIG. 1B is a schematic plan view of FIG. 1A . As shown in FIG. 1A , the lead frame 5 can be ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L25/00H01L23/488H01L23/495
CPCH01L2224/73265H01L2224/48247H01L2224/32145H01L2224/48465H01L2225/06562
Inventor 林鸿村
Owner CHIPMOS TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products