Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Image sensor with digital frame store

a digital frame store and image sensor technology, applied in the field of monolithic integrated circuits, can solve the problems the link between the image sensor and the host processor must support the relatively high read-out data rate of the image sensor, etc., and achieve the effect of reducing the potential dynamic range of the pixel cell

Inactive Publication Date: 2005-02-03
SILVERBROOK RES PTY LTD
View PDF43 Cites 46 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

In conventional pixel cells, switching into and out of the integration period causes one or more voltage drops at the

Problems solved by technology

One of the issues that arises when such image sensors are used in systems with a host processor is that the link between the image sensor and the host processor must support the relatively high read-out data rate of the image sensor.
This reduces the potential dynamic range of the pixel cell.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Image sensor with digital frame store
  • Image sensor with digital frame store
  • Image sensor with digital frame store

Examples

Experimental program
Comparison scheme
Effect test

example 1

X=0, Y=0=>Address=0, Offset=0

RAM0_addr=0=>data out is Column 0, rows 0 to 3 RAM1_addr=0=>data out is Column 0, rows 4 to 7 final result is (LSB first) Column 0, rows 0 to 3, Column 0, rows 4 to 7 =Column 0, rows 0 to 7

example 2

X=N−1, Y=4=>Address=N−1, Offset=1

RAM0_addr=N−1+N (the extra+N due to Offset==1) =2N−1=>data out is Column N−1, rows 8 to 11 RAM1_addr=N−1=>data out is Column N−1, rows 4 to 7 final result is (LSB first) Column N−1, rows 4 to 7, Column N−1 rows 8 to 11 =Column N−1, rows 4 to 11

A layer of logical addressing sits over the physical addressing—the logical byte rows, which actually start at −2, are mapped to the physical rows starting at 0. This is done so that the 8-bytes accessed by the physical sub-sample address always contains the 5 bytes required for one column of the auto-levelling window centred around the pixel at the (x,y) coordinate.

This means that the first two byte rows in RAM0 are wasted, but this helps to simplify the design of the auto-level-threshold. The simplification comes from the fact that you can just use the Y coordinate of the row being auto-level-thresholded and you always get the two-rows above and the two-rows below.

The last two byte rows are also e...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A monolithic integrated circuit including an image sensor for capturing image information; at least one analog to digital converter for converting analog signals corresponding to the image information into digital image data; and a first framestore for storing frames of the digital image data.

Description

FIELD OF THE INVENTION The present invention relates to the field of monolithic integrated circuits, and, more particularly, to image capture and image processing. The invention has been developed for use in a hand-held stylus configured to capture coded data disposed on a substrate, and will be described hereinafter with reference to that application. However, it will be appreciated that the invention can be applied to other devices. CO-PENDING APPLICATIONS Various methods, systems and apparatus relating to the present invention are disclosed in the following co-pending applications filed by the applicant or assignee of the present invention simultaneously with the present application: NPS047, NPS048, NPS049, NPS051, NPS052, NPS053, NPS054. The disclosures of these co-pending applications are incorporated herein by cross-reference. Each application is temporarily identified by its docket number. This will be replaced by the corresponding USSN when available. CROSS-REFERENCES ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04N3/15H04N5/217
CPCH04N5/378H04N5/3559H04N25/59H04N25/75
Inventor LAPSTUN, PAULSILVERBROOK, KIAHENDERSON, PETER CHARLES BOYDYOURLO, ZHENYA ALEXANDERMOINI, ALIREZAUNDERWOOD, MATTHEW JOHNRIDLEY, NICHOLAS DAMON
Owner SILVERBROOK RES PTY LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com