Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for realizing to reset main device in 12C bus and resetting apparatus and equipment thereof

A technology of reset device and implementation method, which is applied in the direction of instruments, electrical digital data processing, etc., can solve the problem of I2C bus being locked, and achieve the effect of low hardware cost and improved adaptability

Inactive Publication Date: 2006-03-01
ZTE CORP
View PDF0 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0019] However, there are often many devices connected to the I2C bus in computer communication equipment, and the I2C master device (usually the CPU) does not necessarily have a control register to solve the I2C bus lock state. At the same time, all slave devices on the current I2C bus cannot All have the function of automatically exiting the locked state, therefore, it is necessary to provide a device with better applicability to solve the problem that the I2C bus may be locked

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for realizing to reset main device in 12C bus and resetting apparatus and equipment thereof
  • Method for realizing to reset main device in 12C bus and resetting apparatus and equipment thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] Below in conjunction with accompanying drawing, the implementation of technical scheme is described in further detail:

[0034] figure 1 Shown is a structural block diagram of the reset device of the master device in the I2C bus in this embodiment. As shown in the figure, the device includes a master device 101 on the I2C bus, a reset device 102 for the master device and a slave device 103 for the I2C bus. In this embodiment, the main device 101 is a CPU processor. Generally, there are multiple slave devices 103 on the I2C bus, only one of which is shown in the figure.

[0035] The reset device 102 is implemented by a programmable logic device (PLD) in this embodiment, and this device is a functional module formed by the internal logic circuit of the PLD. In practical application, in order to form modularization and adapt to PLD devices of multiple manufacturers, this functional module is generally implemented by hardware description language Verilog or VHDL to impro...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The method for implementing main device reset in 12C bus includes the following steps: real-time detecting 12C bus state, when the external signal for requiring main device to reset is received, judging current 12C bus state, if it is idle, immediately implementing main device reset, if it has 12C bus operation cycle, after said operation cycle is completed, making main device reset. Said reset device includes monitoring portion and reset control portion. Said invention also provides the concrete action of every portion.

Description

technical field [0001] The invention relates to the situation of using the I2C bus in the communication equipment, especially the method and device for realizing the reset of the master device in the I2C bus structure. Background technique [0002] The I2C bus (Inter-IC BUS or IIC BUS, inter-integrated circuit interconnection bus) is a set of serial buses developed by Philips (PHILIPS) for connecting microcontrollers and their peripherals. The I2C bus has two signal lines: a clock line SCL and a bidirectional data line SDA. The clock lines SCL of all devices connected to the I2C bus are connected to the SCL of the bus, and their data lines SDA are connected to the bidirectional data line SDA of the bus. The bus uses software addressing to identify each device (such as microcontrollers, memories, LCD drivers, clock chips, and other I2C bus devices), completely eliminating the need for chip select lines for each device, thus making system wiring very simple. At present, I2C ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F13/42
CPCG06F13/4291
Inventor 于克泳董强邵国刘嵘
Owner ZTE CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com