Testing array and method for testing storage array
An array and pair test technology, which is applied in the field of test arrays and test storage arrays, can solve the problems of inaccurate small-scale testing and inability to replicate load effect setup time, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0019] Test arrays and methods of testing arrays will be discussed with preferred implementations and pictures.
[0020] figure 1 is a simplified diagram of a test array 100 according to a first embodiment. The test array 100 includes a plurality of row conductors 110 and column conductors 120 . The row conductor 110 intersects the column conductor 120 at the memory cell 130 . The test array 100 is an intersection memory array, which can be any intersection memory type, for example: magnetic random access memory (MRAM), fuse memory (fuse memory), anti-fuse memory (anti-fuse memory), charge memory, mask Read-only (mask ROM) memory and other storage types.
[0021] The row conductors 110 of the test array 100 terminate at conductive terminals 112 and the column conductors 120 terminate at conductive terminals 122 . figure 1 , endpoints 112, 122 are illustrated as conductive pads. However, any form of conductive terminals is suitable for use with test array 100 . Endpoints ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com