Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Security chip, multi-task scheduling method and device thereof and storage medium

A technology of security chip and scheduling method, which is applied in the directions of multi-programming device, climate sustainability, program startup/switching, etc., can solve the problems of thread switching and CPU empty loss, affecting execution speed, and losing multiple switching time.

Active Publication Date: 2022-08-09
BEIJING SMARTCHIP SEMICON TECH CO LTD +1
View PDF9 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This is directly applied to the security chip, which can process multiple tasks at the same time. When multiple tasks use different coprocessors, they can run in parallel. However, when multiple tasks use the same coprocessor at the same time, the tasks need to be suspended. , the system needs to suspend and switch multiple tasks, which will lose multiple switching times and affect the execution speed
In addition, the task switching time is relatively fixed, and the task switching time cannot be dynamically adjusted according to the coprocessor processing task time. When the coprocessor processing time is long, the task switching back often occurs, the coprocessor has not completed processing, and the CPU needs to wait for the coprocessor. The calculation result of the processor causes unnecessary thread switching and CPU empty loss

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Security chip, multi-task scheduling method and device thereof and storage medium
  • Security chip, multi-task scheduling method and device thereof and storage medium
  • Security chip, multi-task scheduling method and device thereof and storage medium

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The following examples of the present invention are described in detail. The example of the embodiment is shown in the attached figure. The same or similar labels from beginning to end indicate the same or similar components or components with the same or similar function. The implementation examples described by reference to the attachment are examples, which are designed to explain the present invention, and cannot be understood as restrictions on the invention.

[0042] The following refers to the multi -tasking scheduling method of the security chip proposed by the embodiment of the present invention, the multi -tasking scheduling device of the security chip, the computer readable storage medium and the security chip.

[0043] figure 1 In order to follow the multi -tasking scheduling method of the security chip embodiment of the present invention.

[0044] like figure 1 The multi -tasking scheduling method of the security chip embodiment of the present invention may in...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a security chip, a multi-task scheduling method and device thereof and a storage medium, and the method comprises the steps: obtaining a time stage when a current thread executes a task, the time stage comprising a coprocessor calculation time stage; when the current thread is in the coprocessor calculation time stage, the current time of the system is obtained, and the next thread to be switched is determined according to the priority sequence or the time slice rotation sequence of the multiple threads; and when the difference between the current time of the system and the last quit time of the next thread to be switched is greater than or equal to the coprocessor calculation time of the next thread to be switched, switching to the next thread to be switched. According to the scheduling method disclosed by the invention, the parallel operation of each coprocessor and the CPU of the security chip can be realized, the utilization rate and the processing speed of the chip are improved, and the problems of resource waste, low efficiency and idle waiting of the CPU caused by multi-task scheduling are avoided.

Description

Technical field [0001] The invention involves the field of task scheduling technology, especially the multi -tasking scheduling method of a security chip, a multi -tasking scheduling device for a security chip, a computer readable storage medium, and a security chip. Background technique [0002] Safety chips are chips that can provide data that can provide data that can provide data, signatures, signatures, and storage. It has become an indispensable part of modern information security technology. In industries such as gas. [0003] The security chip operating system is an embedded operating system that calls the security chip hardware to achieve various security computing functions. With the rapid development of chip technology, the performance of security chips has gradually improved, and multiple algorithm association processors can be supported. The collaborative processor can independently CPU (Central Processing Unit, central processor) parallel operation to achieve a vari...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F9/48G06F9/50
CPCG06F9/4881G06F9/5038G06F2209/5021G06F2209/5018Y02D10/00
Inventor 胡敬敏郭敬宇袁艳芳张磊李琨张键强李刚江海朋袁园刘立宗
Owner BEIJING SMARTCHIP SEMICON TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products