Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

SoC chip security design method and hardware platform

A security design, chip technology, applied in the field of computer security, can solve problems such as cannot be cleared

Inactive Publication Date: 2021-05-11
INSPUR SUZHOU INTELLIGENT TECH CO LTD
View PDF0 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Malware such as Rootkit modifies the startup process of the system and is installed into the system to achieve the purpose of persistently resident in the system. Once the SoC is infected by malicious code such as Rootkit, it cannot be removed even if the system is reinstalled.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SoC chip security design method and hardware platform
  • SoC chip security design method and hardware platform
  • SoC chip security design method and hardware platform

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0049] The implementation mode of the present invention is illustrated by specific specific examples below, and those who are familiar with this technology can easily understand other advantages and effects of the present invention from the contents disclosed in this description. Obviously, the described embodiments are a part of the present invention. , but not all examples. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0050] It should be noted that, in the description of the present invention, terms such as "middle", "upper", "lower", "horizontal", "inner" and other indicated directions or positional relationships are based on the directions or positional relationships shown in the drawings. The positional relationship, which is just for convenience of description, does not indicate or imply that a device or e...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an SoC chip security design method, and the method comprises the following steps: setting a security storage area in an SoC chip to store security configuration information; obtaining entities of all stages of SoC chip starting, creating a security mirror image file and generating security configuration information; taking first-stage boot firmware on an SoC chip as a root of trust, acquiring a mirror image of a next stage at a current stage, and performing digital signature verification; if verification succeeds, the mirror image is trusted, the mirror image is loaded, and starting is executed; if verification fails, tampering the mirror image, and terminating the starting process. The verification of the bootstrap program, the operating system and the application program is realized by means of encryption and digital signature, the security and credibility of firmware and software are ensured, the key is safely stored, and the security is improved.

Description

technical field [0001] The invention relates to the technical field of computer security, and particularly designs a SoC chip security design method and a hardware platform. Background technique [0002] System on chip SoC (system on chip) is a chip-level system formed by combining multiple integrated circuits with specific functions on a chip. The hardware layer includes microprocessor / microcontroller, control logic, on-chip memory, hardware functional units, External communication interface, etc., the software layer includes embedded systems and application software. In the process of power-on and start-up of SoC, the on-chip read-only memory ROM reads the bootloader program Boot Loader from non-volatile memory such as off-chip Flash / SD card, and the Boot Loader loads the processor, each hardware functional unit and on-chip etc. to initialize and configure. When the initialization is completed, the operating system and application programs are guided by the Boot Loader, ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F21/57G06F21/76
CPCG06F21/575G06F21/76
Inventor 苏振宇
Owner INSPUR SUZHOU INTELLIGENT TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products