Method, device and system for testing BIOS memory fault detection capability

A fault detection and testing method technology, applied in the server field, can solve the problems of incomplete BIOS memory fault detection capability test, complicated and cumbersome operation process, expensive hardware, etc., and achieve the effect of simplifying operation, lowering operation threshold, and reducing labor cost.

Active Publication Date: 2021-01-19
LANGCHAO ELECTRONIC INFORMATION IND CO LTD
View PDF5 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] To inject memory faults through software, you need to use MEI tools or ITP tools for injection, and the hardware of these two tools is expensive, and you need to build a test environment (including hardware Connection and software testing environment), the operation process is complex and cumbersome, and it is difficult to realize the error injection in the power-on self-test (Power On Self Test, POST) stage, resulting in incomplete testing of BIOS memory fault detection capabilities

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method, device and system for testing BIOS memory fault detection capability
  • Method, device and system for testing BIOS memory fault detection capability
  • Method, device and system for testing BIOS memory fault detection capability

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The core of the present invention is to provide a testing method, device and system for detecting BIOS memory faults, which are used to save testing equipment costs, reduce operation difficulty, and further save labor costs.

[0042] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0043] figure 1 It is a flow chart of a method for testing BIOS memory fault detection capability provided by an embodiment of the present invention.

[0044] Such as figure 1 As shown, the method for testing the BIOS memory fai...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a method, a device and a system for testing BIOS memory fault detection capability, which simulate a memory fault in a state that a memory bank is accessed into a memory protection slot of a server to be tested and a memory data pin and a grounding pin of the memory protection slot are connected so as to judge whether a BIOS recognizes the memory fault or not, therefore, whether the memory fault detection capability of the BIOS is qualified or not can be judged. Memory faults are simulated through the memory data pin and the grounding pin which are connected with the memory protection groove, bit faults in the power-on self-test stage of the server can be simulated, correctable errors generated after an operating system runs can be simulated, and compared with the mode that the memory faults are injected through software in the prior art, not only is the cost of a software fault injection tool saved, but also the operation of simulating the memory fault is greatly simplified, and the operation threshold of BIOS memory fault detection capability testing is reduced, so that the labor cost is further reduced.

Description

technical field [0001] The invention relates to the technical field of servers, in particular to a method, device and system for testing BIOS memory fault detection capabilities. Background technique [0002] BIOS (Basic Input Output System, Basic Input Output System) is a set of programs solidified on a ROM chip on the motherboard of the computer. Program, its main function is to provide the computer with the lowest and most direct hardware setting and control. Memory fault monitoring is one of the BIOS factory test items. In the prior art, the memory fault of the server is simulated by injecting faults through software, and it is tested whether the BIOS can detect the set memory fault, so as to determine whether the ability of the BIOS to detect the memory fault is qualified. [0003] Injecting memory faults through software requires the use of MEI tools or ITP tools for injection. The hardware of these two tools is expensive, and a test environment (including hardware c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/22
CPCG06F11/2205G06F11/2273
Inventor 杨彪
Owner LANGCHAO ELECTRONIC INFORMATION IND CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products