Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Stacked chip, manufacturing method and electronic device

A stacked chip technology, applied in circuits, electrical components, electrical solid devices, etc., can solve the problems of wasting wafer area and increasing the manufacturing cost of stacked chips, and achieve the goal of improving yield rate, reducing cost and improving performance Effect

Pending Publication Date: 2020-03-31
SHENZHEN GOODIX TECH CO LTD
View PDF11 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In order to meet the stacking process requirements, the upper wafer and the lower wafer have the same wafer size, and the number of upper wafers on the upper wafer is equal to the number of wafers on the lower wafer, but when the upper wafer and the lower wafer are not the same type of wafer, This stacking method will cause waste of wafer area and increase the manufacturing cost of stacked chips

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Stacked chip, manufacturing method and electronic device
  • Stacked chip, manufacturing method and electronic device
  • Stacked chip, manufacturing method and electronic device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0109] The technical solutions in the embodiments of the present application will be described below with reference to the accompanying drawings.

[0110] It should be understood that the specific examples herein are only intended to help those skilled in the art better understand the embodiments of the present application, rather than limit the scope of the embodiments of the present application.

[0111] It should also be understood that in various embodiments of the present application, the sequence numbers of the processes do not mean the order of execution, and the execution order of the processes should be determined by their functions and internal logic, and should not be used in the embodiments of the present application. The implementation process constitutes any limitation.

[0112] It should also be understood that the various implementation manners described in this specification can be implemented alone or in combination, which is not limited in the embodiments of...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the application provides a stacked chip, a manufacturing method and an electronic device, which can reduce the manufacturing cost of the stacked chip. The stacked chip includes: a carrier wafer having a first groove disposed therein; a first wafer arranged in the first groove; a second wafer stacked above the carrier wafer and the first wafer, the second wafer having a surface area larger than a surface area of the first wafer; and a redistribution layer located between the second wafer and the first wafer, wherein the second wafer is electrically connected with the first wafer through the redistribution layer. In the embodiment of the application, the first groove in the carrier wafer is used for providing support and stability for the first wafer, and the second wafer with a large area is stacked on the first wafer with a small area, so that the first wafers with small areas can be manufactured on the wafer as much as possible while a chip stacking structure is realized, the cost of the single first wafer is reduced, and the whole manufacturing cost is reduced.

Description

technical field [0001] The present application relates to the field of semiconductor chips, and more specifically, to a stacked chip, a manufacturing method, an image sensor and an electronic device. Background technique [0002] With the development of semiconductor and integrated circuit technology, the device types of chips are becoming more and more abundant, and the integration level is getting higher and higher. On the two-dimensional plane, with the development of semiconductor technology to a certain extreme level, it is impossible to further improve the performance of the chip. Therefore, a concept of three-dimensional stacking is currently proposed in the industry, which expands the chip from two-dimensional to three-dimensional, that is, chip modules with different functions are stacked up and down together for packaging, so as to improve the overall performance and yield of the chip. [0003] In one implementation, the upper wafer (Die) and the lower wafer are st...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/146H01L25/18
CPCH01L27/14634H01L27/14636H01L27/1469H01L25/18
Inventor 姚国峰沈健
Owner SHENZHEN GOODIX TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products