FPGA-based variable symbol sampling rate raised cosine filter

A raised cosine filter and sampling rate technology, applied in the field of filters, can solve the problems of fixed filter structure and inability to adapt to symbol sampling rate, etc., and achieve the effect of fast sampling speed and easy implementation

Pending Publication Date: 2020-03-17
成都微泰科技有限公司
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The above-mentioned raised cosine filter structure is the same as the general filter block structure, which is mainly completed by multiplying and accumulating, but the filter structure is fixed and cannot adapt to changing symbol sampling rates

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA-based variable symbol sampling rate raised cosine filter
  • FPGA-based variable symbol sampling rate raised cosine filter
  • FPGA-based variable symbol sampling rate raised cosine filter

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] The technical solution of the present invention will be further described in detail below in conjunction with specific examples, but the protection scope of the present invention is not limited to the following description.

[0027] Such as figure 2 As shown, a variable symbol sampling rate raised cosine filter based on FPGA includes L+1 high-speed sampling modules S101 and L address calculation modules S201, and satisfies N=KL, where K is the number of sampling points for each symbol, L indicates that the filter truncation time length is L symbols, and the value of L is 4-8. The number of filter coefficients is N+1; L+1 high-speed sampling modules S101 are sequentially delayed by one clock cycle for sampling, and the output terminals of L+1 high-speed sampling modules S101 are each connected to the input terminal of a multiplier, and L+1 The output terminals of the multipliers are connected to the same adder, and the adder will add the L+1 road signals input in paral...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to an FPGA-based variable symbol sampling rate raised cosine filter, which comprises L + 1 high-speed sampling modules and L address calculation modules, wherein N = KL, K is thenumber of sampling points of each symbol, L represents that the cut-off time length of the filter is L symbols, and the number of filter coefficients is N + 1; L+ 1 high-speed sampling modules sequentially delay one clock period for sampling, the output ends of the high-speed sampling modules are connected to multipliers respectively, the output ends of the multipliers are connected to an adder,and the adder performs addition operation on L + 1 paths of signals input in parallel and is used for outputting raised cosine filtering signals; the device further comprises L ROM memories, the ROM memories are used for storing raised cosine filter coefficients h (n), n is equal to 0, 1, 2-N-1, and each ROM memory is connected with an address calculation module and used for calculating the address of the subsequent ROM memory. The scheme can adapt to a variable symbol sampling rate, and consumed FPGA multiplier resources do not change along with the symbol sampling rate.

Description

technical field [0001] The invention relates to the field of filters, in particular to an FPGA-based variable symbol sampling rate raised cosine filter. Background technique [0002] In modern communication systems, in order to reduce the influence of intersymbol interference, make the transmitted signal more suitable for channel transmission, and improve the transmission quality of the communication system, raised cosine (or square root raised cosine) filters are usually used as pulse shaping filters. The unit impulse response of the raised cosine filter at the sending end is: [0003] [0004] Among them, R is the roll-off silver, t is the time, and T is the symbol period. [0005] When the raised cosine filter is implemented, FPGA hardware can be used to implement it. Since the symbol rate is different from the output rate of the raised cosine filter, it is necessary to upsample first and digitize the publicity (1) before using the filter structure. Implement a struc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H03H17/02
CPCH03H17/02
Inventor 舒勇
Owner 成都微泰科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap