Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Segmented parallel comparison type ADC

A comparator and weight technology, applied in the direction of analog-to-digital converters, electrical components, code conversion, etc., can solve the problems of no significant innovation, hardware cost and conversion speed, etc., so as to reduce power consumption and facilitate Regular design and integration, the effect of reducing the use of high-power comparators

Active Publication Date: 2019-07-23
HUZHOU TEACHERS COLLEGE
View PDF12 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In order to reduce the cost and improve the application of Flash ADC, a multi-step ADC with sub-ADC calibration is disclosed in Chinese patent 201310596301.0, a 9-stage ten-bit pipeline ADC is disclosed in Chinese patent 201310501026.X, and in China Patent 201710070081.6 discloses an ADC background calibration with double conversion. They all use multi-level ADC conversion, using Flash ADC and / or SAR ADC (successive approximation ADC), but these solutions have no effect on the original Flash ADC structure. No significant innovation
As for other literature, whether it is specifically discussing Flash ADC or discussing multi-level or hybrid ADCs involving Flash ADC, they have not been able to solve the contradiction between hardware cost and conversion speed.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Segmented parallel comparison type ADC
  • Segmented parallel comparison type ADC
  • Segmented parallel comparison type ADC

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] Hereinafter, the contents of the present invention will be described in detail with reference to the accompanying drawings. Please note that the exemplary embodiments described below are for explaining the content of the present invention, and the understanding of the present invention should not be limited to these embodiments and the following description.

[0031] figure 1 A schematic diagram of the structure of the 2-section parallel comparison ADC of the present invention is given. The input signal includes the analog signal Vi to be converted, the clock CLK and the reference voltage Vref, and the output signal has m low-order binary codes and n high-order binary codes. CLK respectively controls the sample / hold circuit 10, the intra-segment state trigger group 90 and the segment-first state trigger group 110 to realize the start and save functions of the converter. The unit 10 is a sample / hold circuit, which samples and holds Vi under the control of CLK, and outpu...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a segmented parallel comparison type ADC (Analog to Digital Converter), which belongs to the technical field of electronics and communication and is used for converting an analog signal into a digital signal and comprises the following steps of: firstly, dividing the output of the ADC into a plurality of segments according to bit weights to form output segments with different weight levels; dividing different reference voltages quantized by the reference voltage into a plurality of subsections according to the highest weight level output subsection, and defining the subsections as reference voltage subsections; then, enabling the segment head comparator to generate a comparison value which can be defined as a segment head pointer; On one hand, sending the comparisonvalue to a corresponding trigger and a priority encoder to form a numerical value of a highest weight level output segment, and on the other hand, sending the comparison value to a controllable switch group to control selection of a reference voltage segment from all segments for the first time as a current segment; finally, continuously re-segmenting and re-processing the current segment, or usihng the current segment to form a segment value of the lowest weight level output segment. The conversion speed and the number of bits are increased, and the manufacturing cost is reduced.

Description

technical field [0001] The invention relates to an analog-to-digital converter, which can realize rapid conversion of analog signals to binary numbers, belongs to the field of electronic technology and communication technology, and can be widely used in digital circuit systems such as digital signal processors and single-chip microcomputers. Background technique [0002] Compared with other types of analog-to-digital signal converters (ADC), the parallel comparison A / D converter (also known as Flash ADC) has the advantages of short conversion time and fast conversion speed. However, when the number of conversion bits is large, its hardware The overhead will increase rapidly, and the circuit becomes very complex, so that the manufacture and application of high-bit Flash ADCs are seriously hindered. If the number of binary digits of the conversion output is n, the quantization level of the Flash ADC will be 2 n -1, the required comparators and flip-flops will both be 2 n -1,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03M1/12H03M1/14
CPCH03M1/1205H03M1/14Y02D10/00
Inventor 刘杰朱绍军叶星火唐学锋贺无名范祥祥侯向华曾孟佳
Owner HUZHOU TEACHERS COLLEGE
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products