Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Positive temperature coefficient polycrystalline silicon resistor structure and manufacturing method thereof

A technology of polysilicon resistance and positive temperature coefficient, which is applied in the direction of resistors, circuits, electrical components, etc., can solve the problems of inability to obtain polysilicon resistance structure design and limitations, and achieve the effect of avoiding performance limitations and excellent process stability

Inactive Publication Date: 2019-04-26
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In order to obtain a positive temperature coefficient resistance structure with a higher resistance value, it is generally obtained through the process of the above-mentioned diffusion region resistance or well region resistance. The disadvantage is that the accuracy or area is sacrificed. When the resistance accuracy requirements are very strict, the design is limited by the inability to obtain a polysilicon resistance structure with a positive temperature coefficient

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Positive temperature coefficient polycrystalline silicon resistor structure and manufacturing method thereof
  • Positive temperature coefficient polycrystalline silicon resistor structure and manufacturing method thereof
  • Positive temperature coefficient polycrystalline silicon resistor structure and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] The present invention is described in detail below in conjunction with accompanying drawing:

[0024] image 3 It is a structural schematic diagram of covering a metal silicide barrier layer in the middle area of ​​a traditional non-metallized polysilicon resistor. Please refer to image 3 , due to the polysilicon resistance structure in the manufacturing process, by setting the metal silicide barrier layer 20 in the middle region 11 to prevent the metallization of the middle region 11, and the exposed end region 12 is generally provided with a contact hole 13 through the metal silicide metal After melting, they are connected by metal wires to form a polysilicon resistance structure with a negative temperature change in resistance value. Figure 4 is a curve diagram of the resistance value of the middle region of the polysilicon resistance structure changing with temperature; Figure 5 It is a graph showing the variation of resistance value with temperature after the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a positive temperature coefficient polycrystalline silicon resistor structure and a manufacturing method thereof. The positive temperature coefficient polycrystalline silicon resistor structure comprises a middle region and end regions, the middle region comprises nonmetallic polycrystalline silicon regions and metallic polycrystalline silicon regions, which are distributedat intervals, wherein resistance values of the nonmetallic polycrystalline silicon regions change with a negative temperature coefficient, resistance values of the metallic polycrystalline silicon regions change with a positive temperature coefficient, and the positive changing amount of a total resistance value of the metallic polycrystalline silicon regions along with temperature is greater thanthe negative changing amount of a total resistance value of the nonmetallic polycrystalline silicon regions along with temperature. According to the manufacturing method, the ratios of the nonmetallic polycrystalline silicon regions and the metallic polycrystalline silicon regions are adjusted, and thus the positive changing amount of the total resistance value of the metallic polycrystalline silicon regions along with temperatures is greater than the negative changing amount of the total resistance value of the nonmetallic polycrystalline silicon regions along with temperatures. The positivetemperature coefficient polycrystalline silicon resistor structure can avoid limitation of the performance of devices in semiconductor processes, and high resistance values can be obtained under theconditions that process burden is not increased, device process stability is guaranteed and the area is not sacrificed.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a positive temperature coefficient polysilicon resistance structure and a manufacturing method thereof. Background technique [0002] Semiconductor resistance devices are one of the most widely used devices in semiconductor chip products, and the temperature characteristics of resistance are very important in product applications. Commonly used resistors are as follows. The resistance formed by using polysilicon material on the semiconductor substrate through the isolation of the oxide layer is called polysilicon (Poly) resistance. Please refer to Figure 10 , the relationship between the resistance of the diffusion region and the position of the polysilicon resistance is as follows. Taking the P-type silicon substrate as an example, it includes a P-type silicon substrate 301, an N-type diffused region resistor 302, an oxide layer 303, and a polysilicon resi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L23/64
CPCH01L23/647H01L28/20
Inventor 张昊
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products