Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Fast interrupt control system and method for RISC-V architecture

A RISC-V and control system technology, applied in the direction of program control design, program startup/switching, instruments, etc., can solve the problems of poor interrupt efficiency, lack of 8051 secondary interrupt nesting, and hardware nesting mechanism, etc. Accelerate response speed, simplify interrupt control logic, and increase flexibility

Active Publication Date: 2019-02-22
NUCLEI SYST TECH
View PDF8 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, due to the default hardware mechanism of the RISC-V architecture, in the processor of the RISC-V architecture, neither the hardware nesting mechanism of the ARM architecture nor the second-level interrupt nesting mechanism of the 8051 is available, so it cannot pass the ARM Architecture and technical solution of 8051 single-chip microcomputer realize the problem of RISC-V architecture interrupt nesting mechanism, and the interrupt efficiency is poor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fast interrupt control system and method for RISC-V architecture
  • Fast interrupt control system and method for RISC-V architecture
  • Fast interrupt control system and method for RISC-V architecture

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0043] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the drawings in the embodiments of the present invention.

[0044] The present invention provides a fast interrupt control system and method for RISC-V architecture. Its working principle is to control the interrupt request by setting a fast interrupt control (PIC: Private Interrupt Controller) system between the interrupt source and the interrupt target. At the same time, by increasing the readable EIP register of the processor core, the mechanism of interrupt tail biting is realized, so as to solve the problem of implementing the interrupt nesting mechanism in the RISC-V architecture and improve the efficiency of interrupt processing.

[0045] The present invention will be described in further detail below in conjunction with examples and specific implementation methods.

[0046] Such as figure 1 As shown, a fast interrupt control ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a fast interrupt control system and method for an RISC-V architecture, comprising a cassette port, an interrupt source priority register, an interrupt waiting register, a priority threshold register, a priority judging module, an interruptenable register, an interrupt response register, an interrupt completion register and an EIP register, wherein each interrupt source corresponds to an interrupt source priority register, and the cassette port controls the single transmission of an interrupt request of the interrupt source; the interrupt source priority register storesthe priority of the interrupt source; the interrupt waiting register is used for storing a value indicating the interrupt waiting state; the priority threshold register stores the priority threshold of the interrupt target; the priority judging module compares the priority of the interrupt source and the interrupt target; the interrupt enable register stores the status value of the masked interrupt source, and controls the transmission of interrupt requests by setting a fast interrupt control system between the interrupt source and the interrupt destination, thereby solving the problem of realizing the interrupt nesting mechanism in the RISC-V architecture.

Description

technical field [0001] The invention relates to the technical field of low power consumption kernel interrupt processing, in particular to a fast interrupt control system and method for RISC-V architecture. Background technique [0002] Interrupt mechanism (Interrupt), that is, the processor core is suddenly interrupted by other requests in the process of sequentially executing the program instruction flow and suspends the execution of the current program, and turns to process other things. After it finishes processing other things, then Return to the point where the previous program was interrupted and continue to execute the previous program instruction flow. Among them, the "other request" that interrupts the processor's execution of the program instruction flow is called an interrupt request (Interrupt Request), and the source of the interrupt request is called an interrupt source (Interrupt Source). Usually, the interrupt source is mainly from peripheral hardware devic...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F9/48G06F9/30
CPCG06F9/30098G06F9/4818G06F2209/484
Inventor 胡振波
Owner NUCLEI SYST TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products