Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A FPGA/IP core logic code security rule detection method

A rule and code technology, applied in the field of FPGA/IP core logic code security rule detection, can solve problems such as lack of security rule sets, and achieve the effect of reducing invalid warning rules and improving quality.

Active Publication Date: 2018-12-18
BEIJING INST OF COMP TECH & APPL
View PDF5 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Missing some security rule sets for programmable devices

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A FPGA/IP core logic code security rule detection method
  • A FPGA/IP core logic code security rule detection method
  • A FPGA/IP core logic code security rule detection method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0051] In order to make the purpose, content, and advantages of the present invention clearer, the specific implementation manners of the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments.

[0052] Aiming at the problem that the current static rule detection method lacks a subset of programmable device security rules, the present invention proposes a relatively complete set of comprehensive rule detection methods, which can be applied to the logic code security rule detection of FPGA / IP cores, and effectively detect FPGA or The standardization of the RTL code of the IP core. Such as figure 1 Shown, FPGA / IP core logic code security rule detection method of the present invention comprises the following steps:

[0053] Step 1: Input the Verilog HDL code of the FPGA to be verified and use commercial tools (such as LEDA, Alint, Autocheck) to perform routine rule detection, and obtain the routine rule detection...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a FPGA / IP core logic code security rule detection method, which relates to the technical field of FPGA / IP core verification. The invention adds and realizes FPGA state machinedeadlock, internal three-state and other rule clauses in the self-defined safety rule detection clauses according to the combination of the designed self-defined safety rule detection clauses and theexisting commercial clauses, and improves the quality of FPGA code. Deleting rules that are not applicable to the design for testability of FPGA, electrical characteristics detection, and so on, effectively reduces the invalid warning rules.

Description

technical field [0001] The invention relates to the technical field of FPGA verification, in particular to a method for detecting safety rules of FPGA / IP core logic codes. Background technique [0002] In terms of verification of programmable devices, there are mainly methods such as simulation verification, formal verification, and static rule detection. When the verification method of simulation is used, the simulation speed of the simulator will decrease significantly with the increase of the design scale, and at the same time, the increased design scale will also increase the probability of errors in the simulation process of the software simulator. The same problem is faced when using formal methods. Due to the increase in design size, even the design at the module level becomes large in size, and the problem of state space explosion in formal methods makes formal inspection tools difficult to deal with Design time becomes powerless. Static rule detection method is th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/36
CPCG06F11/3604
Inventor 李东方王晓龙陈丽容胡亚云朱秋岩王宏王志昊沈炜王纪叶东升吴超张建伟宋珺
Owner BEIJING INST OF COMP TECH & APPL
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com