Real-time implementation of low-light video inter-frame accumulative noise reduction algorithm based on FPGA
An implementation method and video frame technology, applied in television, computing, color television, etc., to achieve the effect of reducing clock frequency requirements and storage device capacity requirements
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0014] The purpose of the present invention is to provide a real-time display method for multi-frame accumulated low-light video denoising under the condition that memory storage capacity and clock frequency are relatively scarce. The operation is performed by calculating and storing the difference between the gray value of the corresponding pixel of the multi-frame image and the corresponding pixel of the current frame, using the maximum operable bit width of the storage device, and assigning different bits according to the time distance from the current frame Wide to store the difference between the gray value of the same pixel as the current frame, which saves storage space and reduces the impact on the filtering effect, and finally achieves accumulation under the condition of a small capacity storage space of 13.27Mb and a lower clock frequency of 27MHz Inter-frame accumulative filter noise reduction with 8 frames.
[0015] The operation is performed by calculating and sto...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com