Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Shifting register, grid-driven circuit and display device

A shift register and driving signal technology, applied in static memory, digital memory information, instruments, etc., can solve problems such as display panel flickering, different scanning signals, and waveform deformation of scanning signals

Active Publication Date: 2016-06-01
BOE TECH GRP CO LTD +1
View PDF4 Cites 25 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, due to the increasing number of display transistors connected to each row of gate lines and being affected by their electrical impedance, the waveform of the scanning signal is gradually deformed, resulting in different scanning signals received by the pixel units corresponding to the display transistors at different positions, resulting in Flickering issue with display panel

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Shifting register, grid-driven circuit and display device
  • Shifting register, grid-driven circuit and display device
  • Shifting register, grid-driven circuit and display device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0124] by Figure 3b The structure of the shift register shown is taken as an example to describe its working process, wherein, in Figure 3b In the shift register shown, all the switch transistors are N-type switch transistors, and each N-type switch transistor is turned on under the action of a high potential, and is turned off under the action of a low potential; the potential of the reference signal terminal VSS is a low potential, and the corresponding The input and output timing diagram is as follows Figure 5a Shown, specifically, select as Figure 5a There are five stages in the shown input-output timing diagram, the first stage T1 , the second stage T2 , the third stage T3 , the fourth stage T4 and the fifth stage T5 .

[0125] In the first phase T1, Input=1, Reset=0, CK1=0, CK2=1, CKC=1.

[0126] Because Reset=0, so the seventh switch transistor M7 and the eleventh switch transistor M11 are both cut off; because Input=1, so the sixth switch transistor M6 is turned...

Embodiment 2

[0141] by Figure 4b The structure of the shift register shown is taken as an example to describe its working process, wherein, in Figure 4b In the shift register shown, all the switching transistors are P-type switching transistors, and each P-type switching transistor is turned on under the action of a low potential, and is turned off under the action of a high potential; the potential of the reference signal terminal VSS is a high potential, and the corresponding The input and output timing diagram is as follows Figure 5b Shown, specifically, select as Figure 5b There are five stages in the shown input-output timing diagram, the first stage T1 , the second stage T2 , the third stage T3 , the fourth stage T4 and the fifth stage T5 .

[0142] In the first stage T1, Input=0, Reset=1, CK1=1, CK2=0, CKC=0.

[0143] Because Reset=1, both the seventh switching transistor M7 and the eleventh switching transistor M11 are turned off; because Input=0, the sixth switching transis...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a shifting register, a grid-driven circuit and a display device. The shifting register comprises an input module, a first resetting module, a node control module, a first output module, a second output module and a cutting angle control module, wherein by virtue of setting the cutting angle control module and by virtue of mutual cooperation of the six modules, electric potentials of output scanning signals can change gradually, so that scanning signals with cutting angle waveforms can be formed; when the shifting registers of various grades sequentially input the scanning signals with cutting angle waveforms into pixel units in corresponding rows through grid lines of all the rows, the electrical impedance influence of each pixel unit can be reduced, the waveform stability of the scanning signals supplied to the pixel units in each row can be maintained, and thus the splash screen influence of a display panel is improved.

Description

technical field [0001] The invention relates to the field of display technology, in particular to a shift register, a gate drive circuit and a display device. Background technique [0002] With the rapid development of display technology, the display panel is more and more developed towards the direction of high integration and low cost. Among them, the array substrate line drive (GateDriveronArray, GOA) technology integrates the thin film transistor (ThinFilmTransistor, TFT) gate switch circuit on the array substrate of the display panel to form a scan drive for the display panel, so that the gate integrated circuit ( Integrated Circuit (IC) bonding (Bonding) area and fan-out (Fan-out) area wiring space can not only reduce product cost in terms of material cost and manufacturing process, but also make the display panel symmetrical on both sides and narrow frame In addition, this integration process can also save the Bonding process in the direction of the gate scanning lin...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C19/28G02F1/1345G09G3/20
CPCG02F1/13454G09G3/20G11C19/28
Inventor 陈鹏张新霞
Owner BOE TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products