Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

HBT (heterojunction bipolar transistor) circuit chip temperature analysis method based on MATLAB (matrix laboratory) programming

An analysis method and circuit chip technology, applied in the field of microelectronics, can solve the problems of inability to analyze large-scale circuit temperature, time-consuming and labor-intensive, affecting circuit reliability, etc., to avoid the meshing process, improve reliability, and avoid power consumption. time consuming effect

Active Publication Date: 2015-06-03
拓尔微电子股份有限公司
View PDF5 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, for the thermal distribution analysis of the chip, due to the large number of devices on the chip, under the current computer hardware and software conditions, it is impossible to use finite element analysis software to analyze the temperature of large-scale circuits, which affects the reliability of the circuit when it is working.
Even for analyzing small-scale circuits, manually entering power consumption information is extremely time-consuming and labor-intensive

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • HBT (heterojunction bipolar transistor) circuit chip temperature analysis method based on MATLAB (matrix laboratory) programming
  • HBT (heterojunction bipolar transistor) circuit chip temperature analysis method based on MATLAB (matrix laboratory) programming
  • HBT (heterojunction bipolar transistor) circuit chip temperature analysis method based on MATLAB (matrix laboratory) programming

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] In order to further illustrate the present invention, below in conjunction with figure 1 process for figure 2 The circuit layout example shown is subjected to temperature analysis. figure 2 The circuit layout shown is the sample-and-hold module layout of the analog-to-digital converter ADC circuit, which uses the InGaP / GaAs HBT process of WIN's H01U-10.

[0024] Step 1, obtaining the geometric dimensions and material thermal conductivity of the heterojunction bipolar transistor (HBT) device used in the circuit.

[0025] According to the used heterojunction bipolar transistor HBT process library file, obtain figure 2 The information of the HBT device in the medium includes the area of ​​the entire device, the area of ​​the base area, the area of ​​the collector area and the materials used, as well as the substrate material, thickness and backside process.

[0026] Step 2, use Comsol finite element analysis software to model the device obtained in step 1.

[0027] ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an HBT (heterojunction bipolar transistor) circuit chip temperature analysis method based on MATLAB (matrix laboratory) programming. The method mainly solves the problems of small circuit scale and complicated manual input power consumption of the traditional finite element analysis method. The method comprises the following major steps that 1, the geometric dimension of an HBT device and the material heat conductivity are obtained; 2, the device is subjected to modeling, and in addition, the single device is subjected to finite element temperature analysis; 3, the temperature distribution of each device is subjected to function fitting; 4, circuit software is used for simulation, the power consumption of each device is obtained, and is marked on a territory; 5, a GDSII format territory file is exported, and then, the format is converted into a DXF format; 6, the MATLAB programming is used, the coordinate and the power consumption of the devices on the territory are extracted, the work temperature of each device is calculated, and a temperature distribution figure is made. The HBT circuit chip temperature analysis method has the advantages that the method can be used for the integrated circuit physical design time and can be used for predicting the stable state temperature of the HBT device in the work process of the circuit and the hotspot positions on the territory, and the work stability of the circuit is improved.

Description

technical field [0001] The invention belongs to the technical field of microelectronics, and in particular relates to a temperature analysis method for a heterojunction bipolar transistor (HBT) circuit chip, which can be used to guide the back-end layout design of an integrated circuit. technical background [0002] With the rapid development of semiconductor manufacturing technology, more and more devices are included in the unit area of ​​integrated circuits, which leads to higher power density on the chip and higher operating temperature of the chip. Compared with CMOS silicon devices, the heterojunction bipolar transistor (HBT) device has a larger operating current and more obvious self-heating effect. Studies have shown that 55% of the device failures in all current chips are caused by the temperature exceeding the specified value. [0003] In the process of layout design of integrated circuits, in order to avoid the concentration of hot spots on the layout, it is nece...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
Inventor 吕红亮王世坤张义门张玉明
Owner 拓尔微电子股份有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products