Flash memory array management method and device

The technology of a flash memory array and management method is applied in the field of flash memory array management method and device, which can solve the problems of occupying a large storage space, affecting the service life, and erasing more times

Active Publication Date: 2015-06-03
SHENZHEN STATE MICROELECTRONICS CO LTD
View PDF6 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The embodiment of the present invention provides a flash memory array management method and device, aiming to solve the problem that the existing flash memory array management method needs to occupy a large amount of storage space to run and store the mapping table, and the number of erasures is too many, which affects the service life.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Flash memory array management method and device
  • Flash memory array management method and device
  • Flash memory array management method and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0026] figure 1 The implementation flow of the flash memory array management method provided by Embodiment 1 of the present invention is shown, and the details are as follows:

[0027] In step S101, the flash memory array is divided into n physical working groups, wherein, the same page combination of each flash memory in the same physical working group is a physical combination page, and the same block combination of each flash memory in the same physical working group is a physical combination piece.

[0028] Wherein, the flash memory array is composed of multiple pieces of flash memory (Nand-Flash) arranged in a way of crossing M main channels and N sub-channels, wherein M and N are both integers greater than 1. The Nand-Flash on the same main channel share a data interface, and different chip select signals are used between different sub-channels. The r sub-channels are fixed together to form N / r physical working groups (team). A physical working group consists of all N...

Embodiment 2

[0050] Figure 7 A specific structural block diagram of the flash memory array management device provided by Embodiment 2 of the present invention is shown. For convenience of description, only parts related to the embodiment of the present invention are shown. In this embodiment, the flash memory array management device includes: a first management unit 71 , a second management unit 72 and a combined page mapping unit 73 .

[0051] Wherein, the first management unit 71 is used to divide the flash memory array into n physical working groups, wherein, the same pages of each flash memory in the same physical working group are combined into physical combination pages, and the same pages of each flash memory in the same physical working group Blocks are combined into physically combined blocks;

[0052] The second management unit 72 is used to divide the logical space into several logical pages according to the size of the physical combined page, and divide the obtained logical p...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention is applicable to the technical field of computer data storage and provides a flash memory array management method and device. The flash memory array management method comprises the steps of dividing a flash memory array into n physical working groups, wherein the same pages of all flash memories in the same physical working group are combined to form a physical combined page, and the same blocks of all flash memories in the same physical working group are combined to form a physical combined block; dividing a logic space into a plurality of logic pages according to the size of the physical combined page, dividing the multiple obtained logic pages into n logic working groups corresponding to the physical working groups, performing re-addressing according to logic addresses of the logic pages of the same logic working group to obtain logic combined pages; managing the logic combined pages in the logic working groups and the physical combined page in the corresponding physical working groups in a dynamic mapping mode so as to achieve reading and writing of the flash memory array. By means of the flash memory array management method and device, the storage space occupied by a mapping table is decreased, and write-in and amplification caused by block mapping are decreased.

Description

technical field [0001] The invention belongs to the technical field of computer data storage, and in particular relates to a flash memory array management method and device. Background technique [0002] Nand-Flash is a non-volatile flash memory. The storage system using Nand-Flash as the storage medium has the advantages of fast access speed, strong shock resistance, low power consumption, low heat generation, zero noise and small size. It is widely used in Military, automotive, industrial control, medical, aviation, consumer electronics and other fields. Nand-Flash chips are divided into two types: single-level storage (Single Level Cell, SLC) and multi-level storage (Multi-level Cell, MLC). With the advancement of technology, the storage capacity of single-chip Nand-Flash is also increasing. At present, the storage capacity of single-chip Nand-Flash has reached 32GB or even higher, which is enough to meet the application fields that do not require high storage capacity ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F3/06
Inventor 胡华锋孙长江艾德培
Owner SHENZHEN STATE MICROELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products