Method and device for controlling operating virtual machine

Abstract

The embodiment of the invention provides a method and device for controlling an operating virtual machine. The method includes the steps that in the operating process of a first virtual machine at this time, when the first virtual machine needs to have access to a first register in a control register, a status bit of a host machine is read, and a status value of the host machine is obtained; when it is determined that the host machine is in the non-kernel status according to the status value of the host machine, a status bit of the first virtual machine is read, and a status value of the first virtual machine is obtained; when it is determined that the first virtual machine is in the kernel status according to the status value of the virtual machine, the first virtual machine is controlled to have access to the first register. By the adoption of the method and device for controlling the operating virtual machine, the control register access process of the virtual machine is optimized, the number of shutdown and restart, caused by access to the control register, of the virtual machine is reduced, and performance expenditure of the host machine is lowered.

Description

technical field [0001] The embodiments of the present invention relate to the field of computer technology, and in particular, to a control method and device for running a virtual machine. Background technique [0002] With the popularity of cloud computing, system virtualization has developed faster and faster, and more and more architectures have introduced virtualization solutions. For example, the MIPS architecture usually adopts para-virtualization hardware specifications or full-virtualization hardware specifications. Among them, in the full virtualization hardware specification, based on the existing reduced instruction set architecture (Micropr-ocessor without interlocked piped stages, referred to as MIPS), additional operating modes and related registers are added, and dual address translation and related registers are added; In the paravirtualized hardware specification, compared with the full virtualized hardware specification, only additional operation modes and ...

AI Technical Summary

Problems solved by technology

[0004] It can be understood that the operation of the virtual machine will require multiple translations between the virtual address of the virtual machine and the physical address of the host machine, which will result in the event of using the control TLB register to access the TLB multiple times. Therefore, in the prior art , the virtual machine needs to be shut down multiple times, and then restarted, and the virtual machine's multiple shutdowns and restarts increase the performance overhead of the host

Images