PXIe interface Nand Flash data steam disc access accelerating method
A data flow and data loading technology, applied in the direction of input/output to record carrier, etc., can solve the mismatch of NandFlash access rate PXIExpress high-speed interface rate, can not maximize the NandFlash array access speed, I/O rate requirements are very high Advanced problems, to achieve the effect of saving logic resources, reducing requirements, and high access speed
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
specific Embodiment approach 1
[0022] Specific implementation mode 1. Combination figure 1 Describe this embodiment in detail, the PXIe interface Nand Flash data streaming disk access acceleration method described in this embodiment is based on 4 Nand Flash chips connected in parallel to form 4 minimum control units, and the control lines of each Nand Flash chip are shared , I / O lines are connected in parallel, and each Nand Flash chip includes registers and storage arrays inside the Nand Flash chip, and the method comprises the following steps:
[0023] Step 1. Nand Flash programming: Program Nand Flash using three-level accelerated programming, and add a level of pre-programming operation to the programming sequence of each minimum control unit, so that the n+1th programming operation of each minimum control unit are capable of lagging behind the nth programming operation, such as image 3 as shown,
[0024] Wherein, n is an integer; said pre-programming is short-time programming,
[0025] Step 2, Nan...
specific Embodiment approach 2
[0035] Embodiment two, the difference between this embodiment and the PXIe interface Nand Flash data stream disk access acceleration method described in Embodiment one is that each piece of Nand Flash programming described in step one includes two processes of data loading and automatic programming ,
[0036] Data loading is to write data from the external Nand Flash controller to the internal register of the Nand Flash chip, the typical time is 204.8μs;,;
[0037] Automatic programming is the programming of data from the internal registers of the Nand Flash chip to the storage array. During the automatic programming process, the typical time is 300μs. During the automatic programming process, the Nand Flash chip cannot be loaded with data.
specific Embodiment approach 3
[0038] Specific embodiment three, the difference between this embodiment and the PXIe interface Nand Flash data stream disk access acceleration method described in specific embodiment one is that the Nand Flash described in step two reads and includes two read array operations and read register operations process,
[0039] The read array operation is to read the data in the Nand Flash storage array into the internal register of the Nand Flash chip, the typical time is 50μs, and other operations on the Nand Flash chip cannot be performed during the read array process;
[0040] The read register operation is to read data from the internal register of the Nand Flash chip to the outside of the chip, and the typical time is 254.8μs, such as Figure 7 shown.
[0041] Since the programming data all come from the high-speed data buffer, the programming data must be read out in order before the data loading operation can be performed on each minimum control unit in turn. The sum of ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com