Detection of word-line leakage in memory arrays: current based approach
A memory circuit and memory technology, applied in static memory, read-only memory, information storage, etc., can solve problems such as endangering memory operation
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0048] memory system
[0049] Figure 1 to Figure 11 An example memory system is illustrated in which various aspects of the invention may be implemented.
[0050] figure 1 Functional blocks of a nonvolatile memory chip in which the present invention can be implemented are schematically illustrated. The memory chip 100 includes a two-dimensional array 200 of memory cells, a control circuit 210 and peripheral circuits such as decoders, read / write circuits and multiplexers.
[0051] Memory array 200 is addressable by word lines via row decoders 230 (separated as 230A, 230B) and by bit lines via column decoders 260 (separated as 260A, 260B) (see also Figure 4 and 5). Read / write circuitry 270 (separately 270A, 270B) allows a page of memory cells to be read or programmed in parallel. Data I / O bus 231 is coupled to read / write circuitry 270 .
[0052] In a preferred embodiment, a page is made up of consecutive rows of memory cells sharing the same word line. In another embo...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com